summaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2016-06-26stf api: don't fail if no histogram in resultYaroslav Brustinov1-15/+16
2016-06-24run_regression: fix passing argument with spacesYaroslav Brustinov1-3/+6
2016-06-24v2.04Hanoh Haim2-3/+4
2016-06-23Fix latency stats issues of fast stop/start, and starting from different coresIdo Barnea4-28/+88
2016-06-23enable fcs testHanoh Haim1-2/+2
2016-06-23Merge FCS testHanoh Haim5-13/+81
2016-06-23add 64byte FCS testHanoh Haim1-0/+93
2016-06-23ef is back for debugHanoh Haim1-2/+1
2016-06-23enabling efenceimarom1-2/+1
2016-06-23allow coredump for TRex with --alow-coredumpimarom4-2/+76
2016-06-23FLOW_STATS: removed line_util fieldsimarom1-11/+5
2016-06-23minor update for the stats docHanoh Haim1-10/+12
2016-06-23regression functional test stl_basic_tests: add error message to assertYaroslav Brustinov1-3/+3
2016-06-23Merge filter a testHanoh Haim6-42/+191
2016-06-23skip 9k_latency test until defect will be solvedHanoh Haim1-7/+5
2016-06-23Merge branch 'master' into cpu_per_coreYaroslav Brustinov100-878/+3352
2016-06-23daemons logger: create log dir if does not existYaroslav Brustinov1-6/+5
2016-06-23small changes to 365826c5db225f21283c48eebc8de62b89fbfa24, so it will be easy...Ido Barnea3-30/+35
2016-06-23get_stats documentationIdo Barnea2-6/+151
2016-06-22minorHanoh Haim1-1/+1
2016-06-22fix 9k regression test for XL710 DA2 NICHanoh Haim1-3/+18
2016-06-22Merge regression testsHanoh Haim15-46/+133
2016-06-22add latency regression test - XL710/82599 setupsHanoh Haim1-2/+129
2016-06-22STL Python API stats - add histogram key if it's absentYaroslav Brustinov1-0/+1
2016-06-22REGRESSION: disable electric fence for nowimarom1-1/+2
2016-06-22FLOW_STATS: extract start_stream from the compiler to start_trafficimarom5-23/+91
2016-06-22adding flow stat profiles to simulator testsIdo Barnea5-15/+25
2016-06-22typo at last commitYaroslav Brustinov1-1/+1
2016-06-21api: add passing of additional arguments to TRexYaroslav Brustinov3-7/+14
2016-06-21fix i40e Intel latency issue using 2 Qset and BW limit to 99.9% see more trex...Hanoh Haim3-2/+90
2016-06-21Merge to masterHanoh Haim34-126/+162
2016-06-21profile fixesIdo Barnea27-91/+109
2016-06-21--debug-image flag fix bugYaroslav Brustinov1-1/+1
2016-06-21WATCHDOG: reading the counter for the main loop is probably better withimarom1-1/+3
2016-06-20bug: multiplier can be string or unicodeimarom4-29/+25
2016-06-20Adding verify_stream in flow_stat.cppIdo Barnea2-4/+24
2016-06-20Merge minorHanoh Haim6-17/+29
2016-06-20minor remove sim helpHanoh Haim1-12/+3
2016-06-20fix: --no-watchdog did not workimarom1-2/+2
2016-06-20more granular lock for RPC serverimarom1-6/+7
2016-06-20regression: add flag to run with debug imageYaroslav Brustinov4-9/+20
2016-06-20Add 4 bytes for each packet rx/tx bytes in flow stats, to artificially count ...Ido Barnea4-6/+6
2016-06-20WATCHDOG: using exit() might get stuck because it deallocates memoryimarom1-2/+2
2016-06-20only latency streams might get the graph to crash while calculatingimarom1-1/+1
2016-06-20WATCHDOG - refactor due to trex-211imarom14-266/+234
2016-06-20regression: fix nose represenation of errors in setUpModuleYaroslav Brustinov1-1/+5
2016-06-20better support for latency with field engine + some order with mbuf functionsIdo Barnea10-185/+209
2016-06-19Merge latency profilesHanoh Haim4-82/+61
2016-06-19update latency profileHanoh Haim3-5/+32
2016-06-19add advance cfg filesHanoh Haim2-0/+38