1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
/*-
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* BSD LICENSE
*
* Copyright 2013-2016 Freescale Semiconductor Inc.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the above-listed copyright holders nor the
* names of any contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* GPL LICENSE SUMMARY
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _FSL_DPCON_CMD_H
#define _FSL_DPCON_CMD_H
/* DPCON Version */
#define DPCON_VER_MAJOR 3
#define DPCON_VER_MINOR 2
/* Command IDs */
#define DPCON_CMDID_CLOSE ((0x800 << 4) | (0x1))
#define DPCON_CMDID_OPEN ((0x808 << 4) | (0x1))
#define DPCON_CMDID_CREATE ((0x908 << 4) | (0x1))
#define DPCON_CMDID_DESTROY ((0x988 << 4) | (0x1))
#define DPCON_CMDID_GET_API_VERSION ((0xa08 << 4) | (0x1))
#define DPCON_CMDID_ENABLE ((0x002 << 4) | (0x1))
#define DPCON_CMDID_DISABLE ((0x003 << 4) | (0x1))
#define DPCON_CMDID_GET_ATTR ((0x004 << 4) | (0x1))
#define DPCON_CMDID_RESET ((0x005 << 4) | (0x1))
#define DPCON_CMDID_IS_ENABLED ((0x006 << 4) | (0x1))
#define DPCON_CMDID_SET_IRQ ((0x010 << 4) | (0x1))
#define DPCON_CMDID_GET_IRQ ((0x011 << 4) | (0x1))
#define DPCON_CMDID_SET_IRQ_ENABLE ((0x012 << 4) | (0x1))
#define DPCON_CMDID_GET_IRQ_ENABLE ((0x013 << 4) | (0x1))
#define DPCON_CMDID_SET_IRQ_MASK ((0x014 << 4) | (0x1))
#define DPCON_CMDID_GET_IRQ_MASK ((0x015 << 4) | (0x1))
#define DPCON_CMDID_GET_IRQ_STATUS ((0x016 << 4) | (0x1))
#define DPCON_CMDID_CLEAR_IRQ_STATUS ((0x017 << 4) | (0x1))
#define DPCON_CMDID_SET_NOTIFICATION ((0x100 << 4) | (0x1))
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_OPEN(cmd, dpcon_id) \
MC_CMD_OP(cmd, 0, 0, 32, int, dpcon_id)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_CREATE(cmd, cfg) \
MC_CMD_OP(cmd, 0, 0, 8, uint8_t, cfg->num_priorities)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_IS_ENABLED(cmd, en) \
MC_RSP_OP(cmd, 0, 0, 1, int, en)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_SET_IRQ(cmd, irq_index, irq_cfg) \
do { \
MC_CMD_OP(cmd, 0, 0, 8, uint8_t, irq_index);\
MC_CMD_OP(cmd, 0, 32, 32, uint32_t, irq_cfg->val);\
MC_CMD_OP(cmd, 1, 0, 64, uint64_t, irq_cfg->addr);\
MC_CMD_OP(cmd, 2, 0, 32, int, irq_cfg->irq_num); \
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_GET_IRQ(cmd, irq_index) \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_IRQ(cmd, type, irq_cfg) \
do { \
MC_RSP_OP(cmd, 0, 0, 32, uint32_t, irq_cfg->val);\
MC_RSP_OP(cmd, 1, 0, 64, uint64_t, irq_cfg->addr);\
MC_RSP_OP(cmd, 2, 0, 32, int, irq_cfg->irq_num); \
MC_RSP_OP(cmd, 2, 32, 32, int, type);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_SET_IRQ_ENABLE(cmd, irq_index, en) \
do { \
MC_CMD_OP(cmd, 0, 0, 8, uint8_t, en); \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_GET_IRQ_ENABLE(cmd, irq_index) \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_IRQ_ENABLE(cmd, en) \
MC_RSP_OP(cmd, 0, 0, 8, uint8_t, en)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_SET_IRQ_MASK(cmd, irq_index, mask) \
do { \
MC_CMD_OP(cmd, 0, 0, 32, uint32_t, mask); \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_GET_IRQ_MASK(cmd, irq_index) \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_IRQ_MASK(cmd, mask) \
MC_RSP_OP(cmd, 0, 0, 32, uint32_t, mask)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_GET_IRQ_STATUS(cmd, irq_index, status) \
do { \
MC_CMD_OP(cmd, 0, 0, 32, uint32_t, status);\
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_IRQ_STATUS(cmd, status) \
MC_RSP_OP(cmd, 0, 0, 32, uint32_t, status)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_CLEAR_IRQ_STATUS(cmd, irq_index, status) \
do { \
MC_CMD_OP(cmd, 0, 0, 32, uint32_t, status); \
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, irq_index);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_ATTR(cmd, attr) \
do { \
MC_RSP_OP(cmd, 0, 0, 32, int, attr->id);\
MC_RSP_OP(cmd, 0, 32, 16, uint16_t, attr->qbman_ch_id);\
MC_RSP_OP(cmd, 0, 48, 8, uint8_t, attr->num_priorities);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_CMD_SET_NOTIFICATION(cmd, cfg) \
do { \
MC_CMD_OP(cmd, 0, 0, 32, int, cfg->dpio_id);\
MC_CMD_OP(cmd, 0, 32, 8, uint8_t, cfg->priority);\
MC_CMD_OP(cmd, 1, 0, 64, uint64_t, cfg->user_ctx);\
} while (0)
/* cmd, param, offset, width, type, arg_name */
#define DPCON_RSP_GET_API_VERSION(cmd, major, minor) \
do { \
MC_RSP_OP(cmd, 0, 0, 16, uint16_t, major);\
MC_RSP_OP(cmd, 0, 16, 16, uint16_t, minor);\
} while (0)
#endif /* _FSL_DPCON_CMD_H */
|
