1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
|
/*-
* This file is provided under a dual BSD/GPLv2 license. When using or
* redistributing this file, you may do so under either license.
*
* BSD LICENSE
*
* Copyright 2013-2016 Freescale Semiconductor Inc.
* Copyright 2016-2017 NXP.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of the above-listed copyright holders nor the
* names of any contributors may be used to endorse or promote products
* derived from this software without specific prior written permission.
*
* GPL LICENSE SUMMARY
*
* ALTERNATIVELY, this software may be distributed under the terms of the
* GNU General Public License ("GPL") as published by the Free Software
* Foundation, either version 2 of that License or (at your option) any
* later version.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _FSL_DPIO_CMD_H
#define _FSL_DPIO_CMD_H
/* DPIO Version */
#define DPIO_VER_MAJOR 4
#define DPIO_VER_MINOR 2
#define DPIO_CMD_BASE_VERSION 1
#define DPIO_CMD_ID_OFFSET 4
#define DPIO_CMD(id) (((id) << DPIO_CMD_ID_OFFSET) | DPIO_CMD_BASE_VERSION)
/* Command IDs */
#define DPIO_CMDID_CLOSE DPIO_CMD(0x800)
#define DPIO_CMDID_OPEN DPIO_CMD(0x803)
#define DPIO_CMDID_CREATE DPIO_CMD(0x903)
#define DPIO_CMDID_DESTROY DPIO_CMD(0x983)
#define DPIO_CMDID_GET_API_VERSION DPIO_CMD(0xa03)
#define DPIO_CMDID_ENABLE DPIO_CMD(0x002)
#define DPIO_CMDID_DISABLE DPIO_CMD(0x003)
#define DPIO_CMDID_GET_ATTR DPIO_CMD(0x004)
#define DPIO_CMDID_RESET DPIO_CMD(0x005)
#define DPIO_CMDID_IS_ENABLED DPIO_CMD(0x006)
#define DPIO_CMDID_SET_IRQ_ENABLE DPIO_CMD(0x012)
#define DPIO_CMDID_GET_IRQ_ENABLE DPIO_CMD(0x013)
#define DPIO_CMDID_SET_IRQ_MASK DPIO_CMD(0x014)
#define DPIO_CMDID_GET_IRQ_MASK DPIO_CMD(0x015)
#define DPIO_CMDID_GET_IRQ_STATUS DPIO_CMD(0x016)
#define DPIO_CMDID_CLEAR_IRQ_STATUS DPIO_CMD(0x017)
#define DPIO_CMDID_SET_STASHING_DEST DPIO_CMD(0x120)
#define DPIO_CMDID_GET_STASHING_DEST DPIO_CMD(0x121)
#define DPIO_CMDID_ADD_STATIC_DEQUEUE_CHANNEL DPIO_CMD(0x122)
#define DPIO_CMDID_REMOVE_STATIC_DEQUEUE_CHANNEL DPIO_CMD(0x123)
/* Macros for accessing command fields smaller than 1byte */
#define DPIO_MASK(field) \
GENMASK(DPIO_##field##_SHIFT + DPIO_##field##_SIZE - 1, \
DPIO_##field##_SHIFT)
#define dpio_set_field(var, field, val) \
((var) |= (((val) << DPIO_##field##_SHIFT) & DPIO_MASK(field)))
#define dpio_get_field(var, field) \
(((var) & DPIO_MASK(field)) >> DPIO_##field##_SHIFT)
#pragma pack(push, 1)
struct dpio_cmd_open {
uint32_t dpio_id;
};
#define DPIO_CHANNEL_MODE_SHIFT 0
#define DPIO_CHANNEL_MODE_SIZE 2
struct dpio_cmd_create {
uint16_t pad1;
/* from LSB: channel_mode:2 */
uint8_t channel_mode;
uint8_t pad2;
uint8_t num_priorities;
};
struct dpio_cmd_destroy {
uint32_t dpio_id;
};
#define DPIO_ENABLE_SHIFT 0
#define DPIO_ENABLE_SIZE 1
struct dpio_rsp_is_enabled {
/* only the LSB */
uint8_t en;
};
#define DPIO_ATTR_CHANNEL_MODE_SHIFT 0
#define DPIO_ATTR_CHANNEL_MODE_SIZE 4
struct dpio_rsp_get_attr {
uint32_t id;
uint16_t qbman_portal_id;
uint8_t num_priorities;
/* from LSB: channel_mode:4 */
uint8_t channel_mode;
uint64_t qbman_portal_ce_offset;
uint64_t qbman_portal_ci_offset;
uint32_t qbman_version;
uint32_t pad;
uint32_t clk;
};
struct dpio_stashing_dest {
uint8_t sdest;
};
struct dpio_cmd_static_dequeue_channel {
uint32_t dpcon_id;
};
struct dpio_rsp_add_static_dequeue_channel {
uint8_t channel_index;
};
struct dpio_rsp_get_api_version {
uint16_t major;
uint16_t minor;
};
#pragma pack(pop)
#endif /* _FSL_DPIO_CMD_H */
|
