blob: 26cef0f73f56f9aeb729f552d0c800d36107071a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
|
/* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0)
*
* Copyright 2013-2016 Freescale Semiconductor Inc.
* Copyright 2016-2017 NXP
*
*/
#ifndef _FSL_DPSECI_CMD_H
#define _FSL_DPSECI_CMD_H
/* DPSECI Version */
#define DPSECI_VER_MAJOR 5
#define DPSECI_VER_MINOR 1
/* Command versioning */
#define DPSECI_CMD_BASE_VERSION 1
#define DPSECI_CMD_BASE_VERSION_V2 2
#define DPSECI_CMD_ID_OFFSET 4
#define DPSECI_CMD_V1(id) \
((id << DPSECI_CMD_ID_OFFSET) | DPSECI_CMD_BASE_VERSION)
#define DPSECI_CMD_V2(id) \
((id << DPSECI_CMD_ID_OFFSET) | DPSECI_CMD_BASE_VERSION_V2)
/* Command IDs */
#define DPSECI_CMDID_CLOSE DPSECI_CMD_V1(0x800)
#define DPSECI_CMDID_OPEN DPSECI_CMD_V1(0x809)
#define DPSECI_CMDID_CREATE DPSECI_CMD_V2(0x909)
#define DPSECI_CMDID_DESTROY DPSECI_CMD_V1(0x989)
#define DPSECI_CMDID_GET_API_VERSION DPSECI_CMD_V1(0xa09)
#define DPSECI_CMDID_ENABLE DPSECI_CMD_V1(0x002)
#define DPSECI_CMDID_DISABLE DPSECI_CMD_V1(0x003)
#define DPSECI_CMDID_GET_ATTR DPSECI_CMD_V1(0x004)
#define DPSECI_CMDID_RESET DPSECI_CMD_V1(0x005)
#define DPSECI_CMDID_IS_ENABLED DPSECI_CMD_V1(0x006)
#define DPSECI_CMDID_SET_RX_QUEUE DPSECI_CMD_V1(0x194)
#define DPSECI_CMDID_GET_RX_QUEUE DPSECI_CMD_V1(0x196)
#define DPSECI_CMDID_GET_TX_QUEUE DPSECI_CMD_V1(0x197)
#define DPSECI_CMDID_GET_SEC_ATTR DPSECI_CMD_V1(0x198)
#define DPSECI_CMDID_GET_SEC_COUNTERS DPSECI_CMD_V1(0x199)
#define DPSECI_CMDID_SET_CONGESTION_NOTIFICATION DPSECI_CMD_V1(0x170)
#define DPSECI_CMDID_GET_CONGESTION_NOTIFICATION DPSECI_CMD_V1(0x171)
/* Macros for accessing command fields smaller than 1byte */
#define DPSECI_MASK(field) \
GENMASK(DPSECI_##field##_SHIFT + DPSECI_##field##_SIZE - 1, \
DPSECI_##field##_SHIFT)
#define dpseci_set_field(var, field, val) \
((var) |= (((val) << DPSECI_##field##_SHIFT) & DPSECI_MASK(field)))
#define dpseci_get_field(var, field) \
(((var) & DPSECI_MASK(field)) >> DPSECI_##field##_SHIFT)
#pragma pack(push, 1)
struct dpseci_cmd_open {
uint32_t dpseci_id;
};
struct dpseci_cmd_create {
uint8_t priorities[8];
uint8_t num_tx_queues;
uint8_t num_rx_queues;
uint8_t pad[6];
uint32_t options;
};
struct dpseci_cmd_destroy {
uint32_t dpseci_id;
};
#define DPSECI_ENABLE_SHIFT 0
#define DPSECI_ENABLE_SIZE 1
struct dpseci_rsp_is_enabled {
/* only the first LSB */
uint8_t en;
};
struct dpseci_rsp_get_attr {
uint32_t id;
uint32_t pad;
uint8_t num_tx_queues;
uint8_t num_rx_queues;
uint8_t pad1[6];
uint32_t options;
};
#define DPSECI_DEST_TYPE_SHIFT 0
#define DPSECI_DEST_TYPE_SIZE 4
#define DPSECI_ORDER_PRESERVATION_SHIFT 0
#define DPSECI_ORDER_PRESERVATION_SIZE 1
struct dpseci_cmd_set_rx_queue {
uint32_t dest_id;
uint8_t dest_priority;
uint8_t queue;
/* from LSB: dest_type:4 */
uint8_t dest_type;
uint8_t pad;
uint64_t user_ctx;
uint32_t options;
/* only the LSB */
uint8_t order_preservation_en;
};
struct dpseci_cmd_get_queue {
uint8_t pad[5];
uint8_t queue;
};
struct dpseci_rsp_get_rx_queue {
uint32_t dest_id;
uint8_t dest_priority;
uint8_t pad1;
/* from LSB: dest_type:4 */
uint8_t dest_type;
uint8_t pad2;
uint64_t user_ctx;
uint32_t fqid;
/* only the LSB */
uint8_t order_preservation_en;
};
struct dpseci_rsp_get_tx_queue {
uint32_t pad;
uint32_t fqid;
uint8_t priority;
};
struct dpseci_rsp_get_sec_attr {
uint16_t ip_id;
uint8_t major_rev;
uint8_t minor_rev;
uint8_t era;
uint8_t pad1[3];
uint8_t deco_num;
uint8_t zuc_auth_acc_num;
uint8_t zuc_enc_acc_num;
uint8_t pad2;
uint8_t snow_f8_acc_num;
uint8_t snow_f9_acc_num;
uint8_t crc_acc_num;
uint8_t pad3;
uint8_t pk_acc_num;
uint8_t kasumi_acc_num;
uint8_t rng_acc_num;
uint8_t pad4;
uint8_t md_acc_num;
uint8_t arc4_acc_num;
uint8_t des_acc_num;
uint8_t aes_acc_num;
};
struct dpseci_rsp_get_sec_counters {
uint64_t dequeued_requests;
uint64_t ob_enc_requests;
uint64_t ib_dec_requests;
uint64_t ob_enc_bytes;
uint64_t ob_prot_bytes;
uint64_t ib_dec_bytes;
uint64_t ib_valid_bytes;
};
struct dpseci_rsp_get_api_version {
uint16_t major;
uint16_t minor;
};
#define DPSECI_DEST_TYPE_SHIFT 0
#define DPSECI_DEST_TYPE_SIZE 4
#define DPSECI_CG_UNITS_SHIFT 4
#define DPSECI_CG_UNITS_SIZE 2
struct dpseci_cmd_set_congestion_notification {
uint32_t dest_id;
uint16_t notification_mode;
uint8_t dest_priority;
/* from LSB: dest_type: 4 units:2 */
uint8_t type_units;
uint64_t message_iova;
uint64_t message_ctx;
uint32_t threshold_entry;
uint32_t threshold_exit;
};
#pragma pack(pop)
#endif /* _FSL_DPSECI_CMD_H */
|
