blob: 918fe35ce91d635a805af3e9575ab1ad41175aea (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2017 NXP
*/
#ifndef __DPAA_EVENTDEV_H__
#define __DPAA_EVENTDEV_H__
#include <rte_eventdev_pmd.h>
#include <rte_eventdev_pmd_vdev.h>
#include <rte_atomic.h>
#include <rte_per_lcore.h>
#define EVENTDEV_NAME_DPAA_PMD event_dpaa1
#define EVENTDEV_DRV_LOG(fmt, args...) \
DPAA_EVENTDEV_INFO(fmt, ## args)
#define EVENTDEV_DRV_FUNC_TRACE() \
DPAA_EVENTDEV_DEBUG("%s() Called:\n", __func__)
#define EVENTDEV_DRV_ERR(fmt, args...) \
DPAA_EVENTDEV_ERR("%s(): " fmt "\n", __func__, ## args)
#define DPAA_EVENT_MAX_PORTS 8
#define DPAA_EVENT_MAX_QUEUES 16
#define DPAA_EVENT_MIN_DEQUEUE_TIMEOUT 1
#define DPAA_EVENT_MAX_DEQUEUE_TIMEOUT (UINT32_MAX - 1)
#define DPAA_EVENT_MAX_QUEUE_FLOWS 2048
#define DPAA_EVENT_MAX_QUEUE_PRIORITY_LEVELS 8
#define DPAA_EVENT_MAX_EVENT_PRIORITY_LEVELS 0
#define DPAA_EVENT_MAX_EVENT_PORT RTE_MAX_LCORE
#define DPAA_EVENT_MAX_PORT_DEQUEUE_DEPTH 8
#define DPAA_EVENT_PORT_DEQUEUE_TIMEOUT_NS 100UL
#define DPAA_EVENT_PORT_DEQUEUE_TIMEOUT_INVALID ((uint64_t)-1)
#define DPAA_EVENT_MAX_PORT_ENQUEUE_DEPTH 1
#define DPAA_EVENT_MAX_NUM_EVENTS (INT32_MAX - 1)
#define DPAA_EVENT_DEV_CAP \
do { \
RTE_EVENT_DEV_CAP_DISTRIBUTED_SCHED | \
RTE_EVENT_DEV_CAP_BURST_MODE; \
} while (0)
#define DPAA_EVENT_QUEUE_ATOMIC_FLOWS 0
#define DPAA_EVENT_QUEUE_ORDER_SEQUENCES 2048
#define RTE_EVENT_ETH_RX_ADAPTER_DPAA_CAP \
(RTE_EVENT_ETH_RX_ADAPTER_CAP_INTERNAL_PORT | \
RTE_EVENT_ETH_RX_ADAPTER_CAP_MULTI_EVENTQ | \
RTE_EVENT_ETH_RX_ADAPTER_CAP_OVERRIDE_FLOW_ID)
struct dpaa_eventq {
/* Channel Id */
uint16_t ch_id;
/* Configuration provided by the user */
uint32_t event_queue_cfg;
uint32_t event_queue_id;
/* Event port */
void *event_port;
};
struct dpaa_port {
struct dpaa_eventq evq_info[DPAA_EVENT_MAX_QUEUES];
uint8_t num_linked_evq;
uint8_t is_port_linked;
uint64_t timeout;
};
struct dpaa_eventdev {
struct dpaa_eventq evq_info[DPAA_EVENT_MAX_QUEUES];
struct dpaa_port ports[DPAA_EVENT_MAX_PORTS];
uint32_t dequeue_timeout_ns;
uint32_t nb_events_limit;
uint8_t max_event_queues;
uint8_t nb_event_queues;
uint8_t nb_event_ports;
uint8_t resvd;
uint32_t nb_event_queue_flows;
uint32_t nb_event_port_dequeue_depth;
uint32_t nb_event_port_enqueue_depth;
uint32_t event_dev_cfg;
};
#endif /* __DPAA_EVENTDEV_H__ */
|
