blob: 533e1c6e26fbe751adfdffd2a23cb3796e46340e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/* SPDX-License-Identifier: BSD-3-Clause
*
* Copyright 2017 NXP
*
*/
#ifndef __DPAA_MEMPOOL_H__
#define __DPAA_MEMPOOL_H__
/* System headers */
#include <stdio.h>
#include <stdbool.h>
#include <inttypes.h>
#include <unistd.h>
#include <rte_mempool.h>
#include <rte_dpaa_bus.h>
#include <rte_dpaa_logs.h>
#include <fsl_usd.h>
#include <fsl_bman.h>
#define CPU_SPIN_BACKOFF_CYCLES 512
/* total number of bpools on SoC */
#define DPAA_MAX_BPOOLS 256
/* Maximum release/acquire from BMAN */
#define DPAA_MBUF_MAX_ACQ_REL 8
/* Buffers are allocated from single mem segment i.e. phys contiguous */
#define DPAA_MPOOL_SINGLE_SEGMENT 0x01
struct dpaa_bp_info {
struct rte_mempool *mp;
struct bman_pool *bp;
uint32_t bpid;
uint32_t size;
uint32_t meta_data_size;
int32_t dpaa_ops_index;
int64_t ptov_off;
uint8_t flags;
};
static inline void *
DPAA_MEMPOOL_PTOV(struct dpaa_bp_info *bp_info __rte_unused, uint64_t addr)
{
return rte_dpaa_mem_ptov(addr);
}
#define DPAA_MEMPOOL_TO_POOL_INFO(__mp) \
((struct dpaa_bp_info *)__mp->pool_data)
#define DPAA_MEMPOOL_TO_BPID(__mp) \
(((struct dpaa_bp_info *)__mp->pool_data)->bpid)
extern struct dpaa_bp_info rte_dpaa_bpid_info[DPAA_MAX_BPOOLS];
#define DPAA_BPID_TO_POOL_INFO(__bpid) (&rte_dpaa_bpid_info[__bpid])
#endif
|
