1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
/*-
* BSD LICENSE
*
* Copyright (c) 2016 Freescale Semiconductor, Inc. All rights reserved.
* Copyright 2016 NXP.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in
* the documentation and/or other materials provided with the
* distribution.
* * Neither the name of Freescale Semiconductor, Inc nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
* OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _DPAA2_HW_DPBP_H_
#define _DPAA2_HW_DPBP_H_
#define DPAA2_MAX_BUF_POOLS 8
struct buf_pool_cfg {
void *addr;
/**< The address from where DPAA2 will carve out the buffers */
rte_iova_t phys_addr;
/**< Physical address of the memory provided in addr */
uint32_t num;
/**< Number of buffers */
uint32_t size;
/**< Size including headroom for each buffer */
uint16_t align;
/**< Buffer alignment (in bytes) */
uint16_t bpid;
/**< Autogenerated buffer pool ID for internal use */
};
struct buf_pool {
uint32_t size; /**< Size of the Pool */
uint32_t num_bufs; /**< Number of buffers in Pool */
uint16_t bpid; /**< Pool ID, from pool configuration */
uint8_t *h_bpool_mem; /**< Internal context data */
struct dpaa2_dpbp_dev *dpbp_node; /**< Hardware context */
};
/*!
* Buffer pool list configuration structure. User need to give DPAA2 the
* valid number of 'num_buf_pools'.
*/
struct dpaa2_bp_list_cfg {
struct buf_pool_cfg buf_pool; /* Configuration of each buffer pool*/
};
struct dpaa2_bp_list {
struct dpaa2_bp_list *next;
struct rte_mempool *mp; /**< DPDK RTE EAL pool reference */
int32_t dpaa2_ops_index; /**< Index into DPDK Mempool ops table */
struct buf_pool buf_pool;
};
struct dpaa2_bp_info {
uint32_t meta_data_size;
uint32_t bpid;
struct dpaa2_bp_list *bp_list;
};
#define mempool_to_bpinfo(mp) ((struct dpaa2_bp_info *)(mp)->pool_data)
#define mempool_to_bpid(mp) ((mempool_to_bpinfo(mp))->bpid)
extern struct dpaa2_bp_info rte_dpaa2_bpid_info[MAX_BPID];
int rte_dpaa2_mbuf_alloc_bulk(struct rte_mempool *pool,
void **obj_table, unsigned int count);
#endif /* _DPAA2_HW_DPBP_H_ */
|
