blob: 7740546b99b3bfe374dc8f269e24dd9debc7defe (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2010-2014 Intel Corporation
*/
#ifndef _IXGBE_BYPASS_DEFINES_H_
#define _IXGBE_BYPASS_DEFINES_H_
#ifdef RTE_LIBRTE_IXGBE_BYPASS
#define msleep(x) rte_delay_us(x*1000)
#define usleep_range(min, max) rte_delay_us(min)
#define BYPASS_PAGE_CTL0 0x00000000
#define BYPASS_PAGE_CTL1 0x40000000
#define BYPASS_PAGE_CTL2 0x80000000
#define BYPASS_PAGE_M 0xc0000000
#define BYPASS_WE 0x20000000
#define BYPASS_AUTO 0x0
#define BYPASS_NOP 0x0
#define BYPASS_NORM 0x1
#define BYPASS_BYPASS 0x2
#define BYPASS_ISOLATE 0x3
#define BYPASS_EVENT_MAIN_ON 0x1
#define BYPASS_EVENT_AUX_ON 0x2
#define BYPASS_EVENT_MAIN_OFF 0x3
#define BYPASS_EVENT_AUX_OFF 0x4
#define BYPASS_EVENT_WDT_TO 0x5
#define BYPASS_EVENT_USR 0x6
#define BYPASS_MODE_OFF_M 0x00000003
#define BYPASS_STATUS_OFF_M 0x0000000c
#define BYPASS_AUX_ON_M 0x00000030
#define BYPASS_MAIN_ON_M 0x000000c0
#define BYPASS_MAIN_OFF_M 0x00000300
#define BYPASS_AUX_OFF_M 0x00000c00
#define BYPASS_WDTIMEOUT_M 0x00003000
#define BYPASS_WDT_ENABLE_M 0x00004000
#define BYPASS_WDT_VALUE_M 0x00070000
#define BYPASS_MODE_OFF_SHIFT 0
#define BYPASS_STATUS_OFF_SHIFT 2
#define BYPASS_AUX_ON_SHIFT 4
#define BYPASS_MAIN_ON_SHIFT 6
#define BYPASS_MAIN_OFF_SHIFT 8
#define BYPASS_AUX_OFF_SHIFT 10
#define BYPASS_WDTIMEOUT_SHIFT 12
#define BYPASS_WDT_ENABLE_SHIFT 14
#define BYPASS_WDT_TIME_SHIFT 16
#define BYPASS_WDT_1 0x0
#define BYPASS_WDT_1_5 0x1
#define BYPASS_WDT_2 0x2
#define BYPASS_WDT_3 0x3
#define BYPASS_WDT_4 0x4
#define BYPASS_WDT_8 0x5
#define BYPASS_WDT_16 0x6
#define BYPASS_WDT_32 0x7
#define BYPASS_WDT_OFF 0xffff
#define BYPASS_WDT_MASK 0x7
#define BYPASS_CTL1_TIME_M 0x01ffffff
#define BYPASS_CTL1_VALID_M 0x02000000
#define BYPASS_CTL1_OFFTRST_M 0x04000000
#define BYPASS_CTL1_WDT_PET_M 0x08000000
#define BYPASS_CTL1_VALID 0x02000000
#define BYPASS_CTL1_OFFTRST 0x04000000
#define BYPASS_CTL1_WDT_PET 0x08000000
#define BYPASS_CTL2_DATA_M 0x000000ff
#define BYPASS_CTL2_OFFSET_M 0x0000ff00
#define BYPASS_CTL2_RW_M 0x00010000
#define BYPASS_CTL2_HEAD_M 0x0ff00000
#define BYPASS_CTL2_OFFSET_SHIFT 8
#define BYPASS_CTL2_HEAD_SHIFT 20
#define BYPASS_CTL2_RW 0x00010000
enum ixgbe_state_t {
__IXGBE_TESTING,
__IXGBE_RESETTING,
__IXGBE_DOWN,
__IXGBE_SERVICE_SCHED,
__IXGBE_IN_SFP_INIT,
__IXGBE_IN_BYPASS_LOW,
__IXGBE_IN_BYPASS_HIGH,
__IXGBE_IN_BYPASS_LOG,
};
#define BYPASS_MAX_LOGS 43
#define BYPASS_LOG_SIZE 5
#define BYPASS_LOG_LINE_SIZE 37
#define BYPASS_EEPROM_VER_ADD 0x02
#define BYPASS_LOG_TIME_M 0x01ffffff
#define BYPASS_LOG_TIME_VALID_M 0x02000000
#define BYPASS_LOG_HEAD_M 0x04000000
#define BYPASS_LOG_CLEAR_M 0x08000000
#define BYPASS_LOG_EVENT_M 0xf0000000
#define BYPASS_LOG_ACTION_M 0x03
#define BYPASS_LOG_EVENT_SHIFT 28
#define BYPASS_LOG_CLEAR_SHIFT 24 /* bit offset */
#define IXGBE_DEV_TO_ADPATER(dev) \
((struct ixgbe_adapter *)(dev->data->dev_private))
/* extractions from ixgbe_phy.h */
#define IXGBE_I2C_EEPROM_DEV_ADDR2 0xA2
#define IXGBE_SFF_SFF_8472_SWAP 0x5C
#define IXGBE_SFF_SFF_8472_COMP 0x5E
#define IXGBE_SFF_SFF_8472_OSCB 0x6E
#define IXGBE_SFF_SFF_8472_ESCB 0x76
#define IXGBE_SFF_SOFT_RS_SELECT_MASK 0x8
#define IXGBE_SFF_SOFT_RS_SELECT_10G 0x8
#define IXGBE_SFF_SOFT_RS_SELECT_1G 0x0
/* extractions from ixgbe_type.h */
#define IXGBE_DEV_ID_82599_BYPASS 0x155D
#define IXGBE_BYPASS_FW_WRITE_FAILURE -35
#endif /* RTE_LIBRTE_IXGBE_BYPASS */
#endif /* _IXGBE_BYPASS_DEFINES_H_ */
|
