blob: 2a4a08afcc7f122c1e5d9d9827863f7679612628 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2017 Cavium, Inc
*/
#ifndef __OCTEONTX_ETHDEV_H__
#define __OCTEONTX_ETHDEV_H__
#include <stdbool.h>
#include <rte_common.h>
#include <rte_ethdev_driver.h>
#include <rte_eventdev.h>
#include <rte_mempool.h>
#include <rte_memory.h>
#include <octeontx_fpavf.h>
#include "base/octeontx_bgx.h"
#include "base/octeontx_pki_var.h"
#include "base/octeontx_pkivf.h"
#include "base/octeontx_pkovf.h"
#include "base/octeontx_io.h"
#define OCTEONTX_PMD net_octeontx
#define OCTEONTX_VDEV_DEFAULT_MAX_NR_PORT 12
#define OCTEONTX_VDEV_NR_PORT_ARG ("nr_port")
#define OCTEONTX_MAX_NAME_LEN 32
#define OCTEONTX_MAX_BGX_PORTS 4
#define OCTEONTX_MAX_LMAC_PER_BGX 4
#define OCTEONTX_RX_OFFLOADS DEV_RX_OFFLOAD_CHECKSUM
#define OCTEONTX_TX_OFFLOADS DEV_TX_OFFLOAD_MT_LOCKFREE
static inline struct octeontx_nic *
octeontx_pmd_priv(struct rte_eth_dev *dev)
{
return dev->data->dev_private;
}
extern uint16_t
rte_octeontx_pchan_map[OCTEONTX_MAX_BGX_PORTS][OCTEONTX_MAX_LMAC_PER_BGX];
/* Octeontx ethdev nic */
struct octeontx_nic {
struct rte_eth_dev *dev;
int node;
int port_id;
int port_ena;
int base_ichan;
int num_ichans;
int base_ochan;
int num_ochans;
uint8_t evdev;
uint8_t bpen;
uint8_t fcs_strip;
uint8_t bcast_mode;
uint8_t mcast_mode;
uint16_t num_tx_queues;
uint64_t hwcap;
uint8_t link_up;
uint8_t duplex;
uint8_t speed;
uint16_t mtu;
uint8_t mac_addr[ETHER_ADDR_LEN];
/* Rx port parameters */
struct {
bool classifier_enable;
bool hash_enable;
bool initialized;
} pki;
uint16_t ev_queues;
uint16_t ev_ports;
} __rte_cache_aligned;
struct octeontx_txq {
uint16_t queue_id;
octeontx_dq_t dq;
struct rte_eth_dev *eth_dev;
} __rte_cache_aligned;
struct octeontx_rxq {
uint16_t queue_id;
uint16_t port_id;
uint8_t evdev;
struct rte_eth_dev *eth_dev;
uint16_t ev_queues;
uint16_t ev_ports;
} __rte_cache_aligned;
#endif /* __OCTEONTX_ETHDEV_H__ */
|
