blob: 94d1d1cf70fbf9b3de603514b58738f749a7959b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2010-2015 Intel Corporation
*/
#ifndef __INCLUDE_PIPELINE_PASSTHROUGH_BE_H__
#define __INCLUDE_PIPELINE_PASSTHROUGH_BE_H__
#include "pipeline_common_be.h"
#define PIPELINE_PASSTHROUGH_DMA_SIZE_MAX 64
#ifndef PIPELINE_PASSTHROUGH_SWAP_N_FIELDS_MAX
#define PIPELINE_PASSTHROUGH_SWAP_N_FIELDS_MAX 8
#endif
#ifndef PIPELINE_PASSTHROUGH_SWAP_FIELD_SIZE_MAX
#define PIPELINE_PASSTHROUGH_SWAP_FIELD_SIZE_MAX 16
#endif
struct pipeline_passthrough_params {
uint32_t dma_enabled;
uint32_t dma_dst_offset;
uint32_t dma_src_offset;
uint8_t dma_src_mask[PIPELINE_PASSTHROUGH_DMA_SIZE_MAX];
uint32_t dma_size;
uint32_t dma_hash_enabled;
uint32_t dma_hash_offset;
uint32_t dma_hash_lb_enabled;
uint32_t swap_enabled;
uint32_t swap_field0_offset[PIPELINE_PASSTHROUGH_SWAP_N_FIELDS_MAX];
uint32_t swap_field1_offset[PIPELINE_PASSTHROUGH_SWAP_N_FIELDS_MAX];
uint32_t swap_n_fields;
};
int
pipeline_passthrough_parse_args(struct pipeline_passthrough_params *p,
struct pipeline_params *params);
extern struct pipeline_be_ops pipeline_passthrough_be_ops;
#endif
|