blob: 0b497e79572d8f0f38bdc3d2b1f5ecb270501514 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2010-2018 Intel Corporation
*/
#ifndef _INCLUDE_TMGR_H_
#define _INCLUDE_TMGR_H_
#include <stdint.h>
#include <sys/queue.h>
#include <rte_sched.h>
#include "common.h"
#ifndef TMGR_SUBPORT_PROFILE_MAX
#define TMGR_SUBPORT_PROFILE_MAX 256
#endif
#ifndef TMGR_PIPE_PROFILE_MAX
#define TMGR_PIPE_PROFILE_MAX 256
#endif
struct tmgr_port {
TAILQ_ENTRY(tmgr_port) node;
char name[NAME_SIZE];
struct rte_sched_port *s;
uint32_t n_subports_per_port;
uint32_t n_pipes_per_subport;
};
TAILQ_HEAD(tmgr_port_list, tmgr_port);
int
tmgr_init(void);
struct tmgr_port *
tmgr_port_find(const char *name);
struct tmgr_port_params {
uint32_t rate;
uint32_t n_subports_per_port;
uint32_t n_pipes_per_subport;
uint16_t qsize[RTE_SCHED_TRAFFIC_CLASSES_PER_PIPE];
uint32_t frame_overhead;
uint32_t mtu;
uint32_t cpu_id;
};
int
tmgr_subport_profile_add(struct rte_sched_subport_params *p);
int
tmgr_pipe_profile_add(struct rte_sched_pipe_params *p);
struct tmgr_port *
tmgr_port_create(const char *name, struct tmgr_port_params *params);
int
tmgr_subport_config(const char *port_name,
uint32_t subport_id,
uint32_t subport_profile_id);
int
tmgr_pipe_config(const char *port_name,
uint32_t subport_id,
uint32_t pipe_id_first,
uint32_t pipe_id_last,
uint32_t pipe_profile_id);
#endif /* _INCLUDE_TMGR_H_ */
|
