1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
|
/* SPDX-License-Identifier: BSD-3-Clause
* Copyright(c) 2010-2018 Intel Corporation
*/
#include <stdio.h>
#include <string.h>
#include <rte_common.h>
#include <rte_memory.h>
#include <rte_lcore.h>
#include <rte_power.h>
#include <rte_string_fns.h>
#include "perf_core.h"
#include "main.h"
static uint16_t hp_lcores[RTE_MAX_LCORE];
static uint16_t nb_hp_lcores;
struct perf_lcore_params {
uint16_t port_id;
uint8_t queue_id;
uint8_t high_perf;
uint8_t lcore_idx;
} __rte_cache_aligned;
static struct perf_lcore_params prf_lc_prms[MAX_LCORE_PARAMS];
static uint16_t nb_prf_lc_prms;
int
update_lcore_params(void)
{
uint8_t non_perf_lcores[RTE_MAX_LCORE];
uint16_t nb_non_perf_lcores = 0;
int i, j, ret;
/* if perf-config option was not used do nothing */
if (nb_prf_lc_prms == 0)
return 0;
/* if high-perf-cores option was not used query every available core */
if (nb_hp_lcores == 0) {
for (i = 0; i < RTE_MAX_LCORE; i++) {
if (rte_lcore_is_enabled(i)) {
struct rte_power_core_capabilities caps;
ret = rte_power_get_capabilities(i, &caps);
if (ret == 0 && caps.turbo) {
hp_lcores[nb_hp_lcores] = i;
nb_hp_lcores++;
}
}
}
}
/* create a list on non high performance cores*/
for (i = 0; i < RTE_MAX_LCORE; i++) {
if (rte_lcore_is_enabled(i)) {
int hp = 0;
for (j = 0; j < nb_hp_lcores; j++) {
if (hp_lcores[j] == i) {
hp = 1;
break;
}
}
if (!hp)
non_perf_lcores[nb_non_perf_lcores++] = i;
}
}
/* update the lcore config */
for (i = 0; i < nb_prf_lc_prms; i++) {
int lcore = -1;
if (prf_lc_prms[i].high_perf) {
if (prf_lc_prms[i].lcore_idx < nb_hp_lcores)
lcore = hp_lcores[prf_lc_prms[i].lcore_idx];
} else {
if (prf_lc_prms[i].lcore_idx < nb_non_perf_lcores)
lcore =
non_perf_lcores[prf_lc_prms[i].lcore_idx];
}
if (lcore < 0) {
printf("Performance cores configuration error\n");
return -1;
}
lcore_params_array[i].lcore_id = lcore;
lcore_params_array[i].queue_id = prf_lc_prms[i].queue_id;
lcore_params_array[i].port_id = prf_lc_prms[i].port_id;
}
lcore_params = lcore_params_array;
nb_lcore_params = nb_prf_lc_prms;
printf("Updated performance core configuration\n");
for (i = 0; i < nb_prf_lc_prms; i++)
printf("\t(%d,%d,%d)\n", lcore_params[i].port_id,
lcore_params[i].queue_id,
lcore_params[i].lcore_id);
return 0;
}
int
parse_perf_config(const char *q_arg)
{
char s[256];
const char *p, *p0 = q_arg;
char *end;
enum fieldnames {
FLD_PORT = 0,
FLD_QUEUE,
FLD_LCORE_HP,
FLD_LCORE_IDX,
_NUM_FLD
};
unsigned long int_fld[_NUM_FLD];
char *str_fld[_NUM_FLD];
int i;
unsigned int size;
nb_prf_lc_prms = 0;
while ((p = strchr(p0, '(')) != NULL) {
++p;
p0 = strchr(p, ')');
if (p0 == NULL)
return -1;
size = p0 - p;
if (size >= sizeof(s))
return -1;
snprintf(s, sizeof(s), "%.*s", size, p);
if (rte_strsplit(s, sizeof(s), str_fld, _NUM_FLD, ',') !=
_NUM_FLD)
return -1;
for (i = 0; i < _NUM_FLD; i++) {
errno = 0;
int_fld[i] = strtoul(str_fld[i], &end, 0);
if (errno != 0 || end == str_fld[i] || int_fld[i] > 255)
return -1;
}
if (nb_prf_lc_prms >= MAX_LCORE_PARAMS) {
printf("exceeded max number of lcore params: %hu\n",
nb_prf_lc_prms);
return -1;
}
prf_lc_prms[nb_prf_lc_prms].port_id =
(uint8_t)int_fld[FLD_PORT];
prf_lc_prms[nb_prf_lc_prms].queue_id =
(uint8_t)int_fld[FLD_QUEUE];
prf_lc_prms[nb_prf_lc_prms].high_perf =
!!(uint8_t)int_fld[FLD_LCORE_HP];
prf_lc_prms[nb_prf_lc_prms].lcore_idx =
(uint8_t)int_fld[FLD_LCORE_IDX];
++nb_prf_lc_prms;
}
return 0;
}
int
parse_perf_core_list(const char *corelist)
{
int i, idx = 0;
unsigned int count = 0;
char *end = NULL;
int min, max;
if (corelist == NULL) {
printf("invalid core list\n");
return -1;
}
/* Remove all blank characters ahead and after */
while (isblank(*corelist))
corelist++;
i = strlen(corelist);
while ((i > 0) && isblank(corelist[i - 1]))
i--;
/* Get list of cores */
min = RTE_MAX_LCORE;
do {
while (isblank(*corelist))
corelist++;
if (*corelist == '\0')
return -1;
errno = 0;
idx = strtoul(corelist, &end, 10);
if (errno || end == NULL)
return -1;
while (isblank(*end))
end++;
if (*end == '-') {
min = idx;
} else if ((*end == ',') || (*end == '\0')) {
max = idx;
if (min == RTE_MAX_LCORE)
min = idx;
for (idx = min; idx <= max; idx++) {
hp_lcores[count] = idx;
count++;
}
min = RTE_MAX_LCORE;
} else {
printf("invalid core list\n");
return -1;
}
corelist = end + 1;
} while (*end != '\0');
if (count == 0) {
printf("invalid core list\n");
return -1;
}
nb_hp_lcores = count;
printf("Configured %d high performance cores\n", nb_hp_lcores);
for (i = 0; i < nb_hp_lcores; i++)
printf("\tHigh performance core %d %d\n",
i, hp_lcores[i]);
return 0;
}
|
