aboutsummaryrefslogtreecommitdiffstats
path: root/examples/performance-thread/common/arch/arm64/ctx.c
blob: d0eacaa6c00b4a51f045f514457990bcef415ef1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
/*
 *   BSD LICENSE
 *
 *   Copyright (C) Cavium, Inc. 2017.
 *
 *   Redistribution and use in source and binary forms, with or without
 *   modification, are permitted provided that the following conditions
 *   are met:
 *
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in
 *       the documentation and/or other materials provided with the
 *       distribution.
 *     * Neither the name of Cavium, Inc nor the names of its
 *       contributors may be used to endorse or promote products derived
 *       from this software without specific prior written permission.
 *
 *   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <rte_common.h>
#include <ctx.h>

void
ctx_switch(struct ctx *new_ctx __rte_unused, struct ctx *curr_ctx __rte_unused)
{
	/* SAVE CURRENT CONTEXT */
	asm volatile (
		/* Save SP */
		"mov x3, sp\n"
		"str x3, [x1, #0]\n"

		/* Save FP and LR */
		"stp x29, x30, [x1, #8]\n"

		/* Save Callee Saved Regs x19 - x28 */
		"stp x19, x20, [x1, #24]\n"
		"stp x21, x22, [x1, #40]\n"
		"stp x23, x24, [x1, #56]\n"
		"stp x25, x26, [x1, #72]\n"
		"stp x27, x28, [x1, #88]\n"

		/*
		 * Save bottom 64-bits of Callee Saved
		 * SIMD Regs v8 - v15
		 */
		"stp d8, d9, [x1, #104]\n"
		"stp d10, d11, [x1, #120]\n"
		"stp d12, d13, [x1, #136]\n"
		"stp d14, d15, [x1, #152]\n"
	);

	/* RESTORE NEW CONTEXT */
	asm volatile (
		/* Restore SP */
		"ldr x3, [x0, #0]\n"
		"mov sp, x3\n"

		/* Restore FP and LR */
		"ldp x29, x30, [x0, #8]\n"

		/* Restore Callee Saved Regs x19 - x28 */
		"ldp x19, x20, [x0, #24]\n"
		"ldp x21, x22, [x0, #40]\n"
		"ldp x23, x24, [x0, #56]\n"
		"ldp x25, x26, [x0, #72]\n"
		"ldp x27, x28, [x0, #88]\n"

		/*
		 * Restore bottom 64-bits of Callee Saved
		 * SIMD Regs v8 - v15
		 */
		"ldp d8, d9, [x0, #104]\n"
		"ldp d10, d11, [x0, #120]\n"
		"ldp d12, d13, [x0, #136]\n"
		"ldp d14, d15, [x0, #152]\n"
	);
}