diff options
author | B Sharath Kumar Reddy <b00385223@china.huawei.com> | 2018-05-10 11:35:47 +0530 |
---|---|---|
committer | Yalei Wang <william.wangyalei@huawei.com> | 2018-05-14 17:21:48 +0800 |
commit | 425c6c2d1ab01b8c8de11e2cba021def2c05574f (patch) | |
tree | b6802423cb6f79740caeadc1d1cbc8dc4eda3d24 /src/framework/common/base/include | |
parent | a053de6bf115a29bb6f643b2d53d317e93a7da3e (diff) |
Coding style error check and remove some unused macros
Change-Id: I93af88ae86debd47b594fcca6792b90024a229c6
Signed-off-by: sharath reddy <sharathkumarboyanapally@gmail.com>
Signed-off-by: Yalei Wang <william.wangyalei@huawei.com>
Diffstat (limited to 'src/framework/common/base/include')
-rw-r--r-- | src/framework/common/base/include/common/common_sys_config.h | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/src/framework/common/base/include/common/common_sys_config.h b/src/framework/common/base/include/common/common_sys_config.h index 552cae3..736c47b 100644 --- a/src/framework/common/base/include/common/common_sys_config.h +++ b/src/framework/common/base/include/common/common_sys_config.h @@ -21,25 +21,25 @@ #if (HAL_LIB) #else #undef RTE_CACHE_LINE_SIZE -#define RTE_CACHE_LINE_SIZE 64 +#define RTE_CACHE_LINE_SIZE 64 /* RTE_CACHE_LINE_SIZE */ #undef RTE_MAX_LCORE -#define RTE_MAX_LCORE 128 +#define RTE_MAX_LCORE 128 /* RTE_MAX_LCORE */ #undef RTE_MAX_NUMA_NODES -#define RTE_MAX_NUMA_NODES 8 +#define RTE_MAX_NUMA_NODES 8 /* RTE_MAX_NUMA_NODES */ #undef RTE_MAX_MEMSEG -#define RTE_MAX_MEMSEG 256 +#define RTE_MAX_MEMSEG 256 /* RTE_MAX_MEMSEG */ #undef RTE_MAX_MEMZONE -#define RTE_MAX_MEMZONE 2560 +#define RTE_MAX_MEMZONE 2560 /* RTE_MAX_MEMZONE */ #undef RTE_MAX_TAILQ -#define RTE_MAX_TAILQ 32 +#define RTE_MAX_TAILQ 32 /* RTE_MAX_TAILQ */ #undef RTE_ARCH_X86 -#define RTE_ARCH_X86 1 +#define RTE_ARCH_X86 1 /* RTE_ARCH_64 */ #undef RTE_ARCH_64 -#define RTE_ARCH_64 1 +#define RTE_ARCH_64 1 /* RTE_ARCH_64 */ #undef RTE_PKTMBUF_HEADROOM -#define RTE_PKTMBUF_HEADROOM 128 +#define RTE_PKTMBUF_HEADROOM 128 /* RTE_PKTMBUF_HEADROOM */ #undef RTE_MEMPOOL_CACHE_MAX_SIZE -#define RTE_MEMPOOL_CACHE_MAX_SIZE 512 +#define RTE_MEMPOOL_CACHE_MAX_SIZE 512 /* RTE_MEMPOOL_CACHE_MAX_SIZE */ #endif |