blob: be183a6d44fbb3c70b4681075028adf05f7ce36d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*
*
* Copyright (c) 2018 Huawei Technologies Co.,Ltd.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef _DMM_SPINLOCK_H_
#define _DMM_SPINLOCK_H_
#include "dmm_pause.h"
typedef struct
{
volatile int lock;
} dmm_spinlock_t;
inline static void
dmm_spin_init (dmm_spinlock_t * spinlock)
{
spinlock->lock = 0;
}
inline static void
dmm_spin_lock (dmm_spinlock_t * spinlock)
{
while (0 != __sync_lock_test_and_set (&spinlock->lock, 1))
{
DMM_PAUSE_WHILE (spinlock->lock);
}
}
inline static int
dmm_spin_trylock (dmm_spinlock_t * spinlock)
{
return 0 == __sync_lock_test_and_set (&spinlock->lock, 1);
}
inline static void
dmm_spin_unlock (dmm_spinlock_t * spinlock)
{
spinlock->lock = 0;
}
#endif /* #ifndef _DMM_SPINLOCK_H_ */
|
