summaryrefslogtreecommitdiffstats
path: root/src/main.cpp
AgeCommit message (Collapse)AuthorFilesLines
2016-01-07more options to the stateless simulationimarom1-7/+14
2016-01-05stateless sim - core_index and all cores simulationimarom1-23/+46
2016-01-04some additions to the stateless simulation modeimarom1-16/+53
2016-01-04simulation end to endimarom1-626/+55
2015-12-24improve multi-core random VM supportHanoh Haim1-0/+1
2015-11-18add support for a program of streams. refactor the dp codeHanoh Haim1-0/+1
2015-11-11add first stl test and cleanup valgrindHanoh Haim1-7/+40
2015-11-08ubunutu compiler warningimarom1-1/+1
2015-11-08fixed all warningsimarom1-9/+12
now compiles with -Wall -Werror
2015-11-01stateless cores starts on IDLE - and starts the scheduler only whenimarom1-19/+0
traffic is being transmitted if the traffic stops completely on the core - back to IDLE state
2015-10-25cp works now. no DP, no RPC integrationHanoh Haim1-3/+3
2015-06-24first versionHanoh Haim1-0/+783