aboutsummaryrefslogtreecommitdiffstats
path: root/bootstrap-verify-perf.sh
diff options
context:
space:
mode:
authorTibor Frank <tifrank@cisco.com>2018-05-17 14:17:20 +0200
committerJan Gelety <jgelety@cisco.com>2018-05-23 12:35:46 +0000
commita49ab6c44a8ca3f82b15b6ae59237cd340576164 (patch)
treeadb59153f0a3f3d5cc2c5d000d22713fca90f87e /bootstrap-verify-perf.sh
parentf14fd49a0cc7ba3ebe340dc3ddd317a0995cfa6a (diff)
CSIT-1087: Add SRv6 MRR tests
Change-Id: Ia90a9bff6791518ba08fa81e6167e96aea7714d5 Signed-off-by: Tibor Frank <tifrank@cisco.com>
Diffstat (limited to 'bootstrap-verify-perf.sh')
-rwxr-xr-xbootstrap-verify-perf.sh8
1 files changed, 8 insertions, 0 deletions
diff --git a/bootstrap-verify-perf.sh b/bootstrap-verify-perf.sh
index 86714a7e0b..47c71b6fb1 100755
--- a/bootstrap-verify-perf.sh
+++ b/bootstrap-verify-perf.sh
@@ -226,6 +226,10 @@ case "$TEST_TAG" in
'mrrANDnic_intel-xl710AND1t1cANDipsechw'
'mrrANDnic_intel-xl710AND2t2cANDipsechw')
;;
+ VERIFY-PERF-SRV6 )
+ TAGS=('mrrANDsrv6AND1t1c'
+ 'mrrANDsrv6AND2t2c')
+ ;;
VPP-VERIFY-PERF-IP4 )
TAGS=('mrrANDnic_intel-x520-da2AND1t1cANDip4base'
'mrrANDnic_intel-x520-da2AND1t1cANDip4fwdANDfib_2m')
@@ -264,6 +268,10 @@ case "$TEST_TAG" in
'mrrANDnic_intel-xl710AND1t1cANDipsechw'
'mrrANDnic_intel-xl710AND2t2cANDipsechw')
;;
+ VPP-VERIFY-PERF-SRV6 )
+ TAGS=('mrrANDsrv6AND1t1c'
+ 'mrrANDsrv6AND2t2c')
+ ;;
* )
TAGS=('perftest')
esac