diff options
author | Maciek Konstantynowicz <mkonstan@cisco.com> | 2017-02-05 16:33:28 +0000 |
---|---|---|
committer | Maciek Konstantynowicz <mkonstan@cisco.com> | 2017-02-06 16:27:37 +0000 |
commit | da2aa127ee071e37bc4d6060dd39476179e65365 (patch) | |
tree | ea4fa5cd56fc6219efa290ba2b93288bc84ebe7e /docs/report/testpmd_performance_tests_hw/csit_release_notes.rst | |
parent | a1d482fcf9c221cda2f13429810bca945d9f09f4 (diff) |
csit rls1701 report edits:
- simplified section structure for clarity and readability,
- updated overview sections,
- moved not rls related content from rls_notes to overview sections,
- removed section title suffixes: HW, VIRL.
- completed vpp_unit_tests and vpp_unittest_results sections.
- updated all documentation sections.
- updated rls_notes sections for vpp performance and vpp functional.
Change-Id: Id2c2abbf9d3531ec9f63ecd353f385a0b55ae1ba
Signed-off-by: Maciek Konstantynowicz <mkonstan@cisco.com>
Signed-off-by: pmikus <pmikus@cisco.com>
Signed-off-by: Maciek Konstantynowicz <mkonstan@cisco.com>
Signed-off-by: pmikus <pmikus@cisco.com>
Signed-off-by: Maciek Konstantynowicz <mkonstan@cisco.com>
Diffstat (limited to 'docs/report/testpmd_performance_tests_hw/csit_release_notes.rst')
-rw-r--r-- | docs/report/testpmd_performance_tests_hw/csit_release_notes.rst | 87 |
1 files changed, 0 insertions, 87 deletions
diff --git a/docs/report/testpmd_performance_tests_hw/csit_release_notes.rst b/docs/report/testpmd_performance_tests_hw/csit_release_notes.rst deleted file mode 100644 index cc1bf8dd1c..0000000000 --- a/docs/report/testpmd_performance_tests_hw/csit_release_notes.rst +++ /dev/null @@ -1,87 +0,0 @@ -CSIT Release Notes -================== - -Changes in CSIT |release| -------------------------- - -#. Added Testpmd tests - - - new NICs - Intel x520 - -Multi-Thread and Multi-Core Measurements ----------------------------------------- - -**HyperThreading** - CSIT |release| performance tests are executed with SUT -servers' Intel XEON CPUs configured in HyperThreading Disabled mode (BIOS -settings). This is the simplest configuration used to establish baseline -single-thread single-core SW packet processing and forwarding performance. -Subsequent releases of CSIT will add performance tests with Intel -HyperThreading Enabled (requires BIOS settings change and hard reboot). - -**Multi-core Test** - CSIT |release| multi-core tests are executed in the -following Testpmd thread and core configurations: - -#. 1t1c - 1 Testpmd pmd thread on 1 CPU physical core. -#. 2t2c - 2 Testpmd pmd threads on 2 CPU physical cores. -#. 4t4c - 4 Testpmd pmd threads on 4 CPU physical cores. - -Note that in many tests running Testpmd reaches tested NIC I/O bandwidth -or packets-per-second limit. - -Packet Throughput Measurements ------------------------------- - -Following values are measured and reported for packet throughput tests: - -- NDR binary search per RFC2544: - - - Packet rate: "RATE: <aggregate packet rate in packets-per-second> pps - (2x <per direction packets-per-second>)" - - Aggregate bandwidth: "BANDWIDTH: <aggregate bandwidth in Gigabits per - second> Gbps (untagged)" - -- PDR binary search per RFC2544: - - - Packet rate: "RATE: <aggregate packet rate in packets-per-second> pps (2x - <per direction packets-per-second>)" - - Aggregate bandwidth: "BANDWIDTH: <aggregate bandwidth in Gigabits per - second> Gbps (untagged)" - - Packet loss tolerance: "LOSS_ACCEPTANCE <accepted percentage of packets - lost at PDR rate>"" - -- NDR and PDR are measured for the following L2 frame sizes: - - - IPv4: 64B, 1518B, 9000B. - - -Packet Latency Measurements ---------------------------- - -TRex Traffic Generator (TG) is used for measuring latency of Testpmd DUTs. -Reported latency values are measured using following methodology: - -- Latency tests are performed at 10%, 50% of discovered NDR rate (non drop rate) - for each NDR throughput test and packet size (except IMIX). -- TG sends dedicated latency streams, one per direction, each at the rate of - 10kpps at the prescribed packet size; these are sent in addition to the main - load streams. -- TG reports min/avg/max latency values per stream direction, hence two sets - of latency values are reported per test case; future release of TRex is - expected to report latency percentiles. -- Reported latency values are aggregate across two SUTs due to three node - topology used for all performance tests; for per SUT latency, reported value - should be divided by two. -- 1usec is the measurement accuracy advertised by TRex TG for the setup used in - FD.io labs used by CSIT project. -- TRex setup introduces an always-on error of about 2*2usec per latency flow - - additonal Tx/Rx interface latency induced by TRex SW writing and reading - packet timestamps on CPU cores without HW acceleration on NICs closer to the - interface line. - - -Report Addendum Tests - Additional NICs ---------------------------------------- - -Adding test cases with more NIC types. Once the results become available, they -will be published as an addendum to the current version of CSIT |release| -report. |