aboutsummaryrefslogtreecommitdiffstats
path: root/resources/job_specs/report_coverage/2n-spr/lb-10.md
diff options
context:
space:
mode:
authorTibor Frank <tifrank@cisco.com>2023-05-26 07:49:52 +0000
committerTibor Frank <tifrank@cisco.com>2023-05-26 07:49:52 +0000
commitdce729ed5404ae76721734c680b0c2f5bb57392d (patch)
tree51559f3890409b7b9de7331e64958b980f358715 /resources/job_specs/report_coverage/2n-spr/lb-10.md
parent3d30601d9529bcdf715c3de041ad0a7bc1ccff82 (diff)
job-spec: Add 2n-spr cx7veat coverage tests
Change-Id: I947f961e665f5eb2f2f055a47cd0119011666b28 Signed-off-by: Tibor Frank <tifrank@cisco.com>
Diffstat (limited to 'resources/job_specs/report_coverage/2n-spr/lb-10.md')
-rw-r--r--resources/job_specs/report_coverage/2n-spr/lb-10.md65
1 files changed, 65 insertions, 0 deletions
diff --git a/resources/job_specs/report_coverage/2n-spr/lb-10.md b/resources/job_specs/report_coverage/2n-spr/lb-10.md
new file mode 100644
index 0000000000..9b128f51da
--- /dev/null
+++ b/resources/job_specs/report_coverage/2n-spr/lb-10.md
@@ -0,0 +1,65 @@
+# 2n-spr
+## ./lb
+### mellanox-cx7veat
+#### drv_rdma_core
+##### ethip4-loadbalancer-l3dsr
+1c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+2c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+4c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+1c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+2c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+4c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-l3dsr
+##### ethip4-loadbalancer-maglev
+1c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+2c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+4c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+1c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+2c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+4c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-maglev
+##### ethip4-loadbalancer-nat4
+1c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+2c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+4c AND 64b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+1c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+2c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+4c AND imix AND ndrpdr AND cx7veat AND drv_rdma_core AND ethip4-loadbalancer-nat4
+#### drv_mlx5_core
+##### ethip4-loadbalancer-l3dsr
+1c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+2c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+4c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+1c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+2c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+4c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-l3dsr
+##### ethip4-loadbalancer-maglev
+1c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+2c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+4c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+1c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+2c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+4c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-maglev
+##### ethip4-loadbalancer-nat4
+1c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+2c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+4c AND 64b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+1c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+2c AND 1518b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+1c AND 9000b AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+1c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+2c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4
+4c AND imix AND ndrpdr AND cx7veat AND drv_mlx5_core AND ethip4-loadbalancer-nat4