diff options
author | Vratko Polak <vrpolak@cisco.com> | 2018-07-20 19:06:49 +0200 |
---|---|---|
committer | Vratko Polak <vrpolak@cisco.com> | 2018-07-24 20:16:01 +0200 |
commit | 5d6479beed22bb3d14a39e9c130946959c13f03e (patch) | |
tree | e5e38fc1a040d6f5d48c1055451e27005194c8b2 /tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot | |
parent | c557187e2bcb86e610382726c5c7c00bf7a0217c (diff) |
CSIT-1097: Migrate L2 to NDRPDR and edit MRR
Change-Id: I738d1794f795e1225bc9709ea2ed2cf9b06d1cf4
Signed-off-by: Vratko Polak <vrpolak@cisco.com>
Diffstat (limited to 'tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot')
-rw-r--r-- | tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot | 61 |
1 files changed, 31 insertions, 30 deletions
diff --git a/tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot b/tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot index 90b73bd2e2..0d575041ba 100644 --- a/tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot +++ b/tests/vpp/perf/l2/40ge2p1xl710-eth-l2patch-mrr.robot @@ -19,13 +19,14 @@ | ... | Suite Setup | Set up 3-node performance topology with DUT's NIC model | ... | L2 | Intel-XL710 +| ... | Suite Teardown | Tear down 3-node performance topology | ... | Test Setup | Set up performance test | ... | Test Teardown | Tear down performance mrr test | ... -| Test Template | Local template +| Test Template | Local Template | ... | Documentation | *Raw results L2patch test cases* | ... @@ -52,7 +53,7 @@ | ${traffic_profile} | trex-sl-3n-ethip4-ip4src254 *** Keywords *** -| Local template +| Local Template | | [Documentation] | | ... | [Cfg] DUT runs L2 patch config with ${phy_cores} phy | | ... | core(s). @@ -83,46 +84,46 @@ | | [Tags] | 64B | 1C | | framesize=${64} | phy_cores=${1} -| tc02-1518B-1c-eth-l2patch-mrr -| | [Tags] | 1518B | 1C -| | framesize=${1518} | phy_cores=${1} - -| tc03-9000B-1c-eth-l2patch-mrr -| | [Tags] | 9000B | 1C -| | framesize=${9000} | phy_cores=${1} - -| tc04-IMIX-1c-eth-l2patch-mrr -| | [Tags] | IMIX | 1C -| | framesize=IMIX_v4_1 | phy_cores=${1} - -| tc05-64B-2c-eth-l2patch-mrr +| tc02-64B-2c-eth-l2patch-mrr | | [Tags] | 64B | 2C | | framesize=${64} | phy_cores=${2} -| tc06-1518B-2c-eth-l2patch-mrr -| | [Tags] | 1518B | 2C -| | framesize=${1518} | phy_cores=${2} - -| tc07-9000B-2c-eth-l2patch-mrr -| | [Tags] | 9000B | 2C -| | framesize=${9000} | phy_cores=${2} - -| tc08-IMIX-2c-eth-l2patch-mrr -| | [Tags] | IMIX | 2C -| | framesize=IMIX_v4_1 | phy_cores=${2} - -| tc09-64B-4c-eth-l2patch-mrr +| tc03-64B-4c-eth-l2patch-mrr | | [Tags] | 64B | 4C | | framesize=${64} | phy_cores=${4} -| tc10-1518B-4c-eth-l2patch-mrr +| tc04-1518B-1c-eth-l2patch-mrr +| | [Tags] | 1518B | 1C +| | framesize=${1518} | phy_cores=${1} + +| tc05-1518B-2c-eth-l2patch-mrr +| | [Tags] | 1518B | 2C +| | framesize=${1518} | phy_cores=${2} + +| tc06-1518B-4c-eth-l2patch-mrr | | [Tags] | 1518B | 4C | | framesize=${1518} | phy_cores=${4} -| tc11-9000B-4c-eth-l2patch-mrr +| tc07-9000B-1c-eth-l2patch-mrr +| | [Tags] | 9000B | 1C +| | framesize=${9000} | phy_cores=${1} + +| tc08-9000B-2c-eth-l2patch-mrr +| | [Tags] | 9000B | 2C +| | framesize=${9000} | phy_cores=${2} + +| tc09-9000B-4c-eth-l2patch-mrr | | [Tags] | 9000B | 4C | | framesize=${9000} | phy_cores=${4} +| tc10-IMIX-1c-eth-l2patch-mrr +| | [Tags] | IMIX | 1C +| | framesize=IMIX_v4_1 | phy_cores=${1} + +| tc11-IMIX-2c-eth-l2patch-mrr +| | [Tags] | IMIX | 2C +| | framesize=IMIX_v4_1 | phy_cores=${2} + | tc12-IMIX-4c-eth-l2patch-mrr | | [Tags] | IMIX | 4C | | framesize=IMIX_v4_1 | phy_cores=${4} |