aboutsummaryrefslogtreecommitdiffstats
path: root/topologies
diff options
context:
space:
mode:
authorPeter Mikus <pmikus@cisco.com>2018-08-23 09:37:16 +0000
committerPeter Mikus <pmikus@cisco.com>2018-10-24 14:27:02 +0000
commit15c227fd0a94bfcdb4617473f9e23899995c2bdd (patch)
treebba7c62da8198be3bf0838c60c2026a02b6e14cd /topologies
parentd350b2d24cb116e14e991f784dc11b3462def56c (diff)
CSIT-1260 Create initial version of bootstrap including VF reservation
Change-Id: I153d378849ea76444915b7fc219237db1b7bca1a Signed-off-by: Peter Mikus <pmikus@cisco.com>
Diffstat (limited to 'topologies')
-rw-r--r--topologies/available/vpp_device.template45
1 files changed, 45 insertions, 0 deletions
diff --git a/topologies/available/vpp_device.template b/topologies/available/vpp_device.template
new file mode 100644
index 0000000000..c855a716e7
--- /dev/null
+++ b/topologies/available/vpp_device.template
@@ -0,0 +1,45 @@
+---
+metadata:
+ version: 0.1
+ schema:
+ - resources/topology_schemas/2_node_topology.sch.yaml
+ - resources/topology_schemas/topology.sch.yaml
+ tags: [dcr, 2-node]
+
+nodes:
+ TG:
+ type: TG
+ host: "${CSIT_TG_HOST}"
+ arch: "${CSIT_TG_ARCH}"
+ port: ${CSIT_TG_PORT}
+ username: root
+ password: Csit1234
+ interfaces:
+ port1:
+ mac_address: "${CSIT_TG_INTERFACES_PORT1_MAC}"
+ pci_address: "${CSIT_TG_INTERFACES_PORT1_PCI}"
+ link: link1
+ driver: "${CSIT_TG_INTERFACES_PORT1_DRV}"
+ port2:
+ mac_address: "${CSIT_TG_INTERFACES_PORT2_MAC}"
+ pci_address: "${CSIT_TG_INTERFACES_PORT2_PCI}"
+ link: link2
+ driver: "${CSIT_TG_INTERFACES_PORT2_DRV}"
+ DUT1:
+ type: DUT
+ host: "${CSIT_DUT1_HOST}"
+ arch: "${CSIT_DUT1_ARCH}"
+ port: ${CSIT_DUT1_PORT}
+ username: root
+ password: Csit1234
+ interfaces:
+ port1:
+ mac_address: "${CSIT_DUT1_INTERFACES_PORT1_MAC}"
+ pci_address: "${CSIT_DUT1_INTERFACES_PORT1_PCI}"
+ link: link1
+ driver: "${CSIT_DUT1_INTERFACES_PORT1_DRV}"
+ port2:
+ mac_address: "${CSIT_DUT1_INTERFACES_PORT2_MAC}"
+ pci_address: "${CSIT_DUT1_INTERFACES_PORT2_PCI}"
+ link: link2
+ driver: "${CSIT_DUT1_INTERFACES_PORT2_DRV}"