summaryrefslogtreecommitdiffstats
path: root/scripts/automation/regression
diff options
context:
space:
mode:
authorYaroslav Brustinov <ybrustin@cisco.com>2016-12-25 16:29:24 +0200
committerYaroslav Brustinov <ybrustin@cisco.com>2016-12-25 16:29:24 +0200
commit7ca1b61cbe391093b1ffe1825d79b3e49fe9b989 (patch)
treeeed34ac41a5b9f6c6c875819a5445b0c11508d3c /scripts/automation/regression
parentf5350dfb9a746c9c70e2b7dcc879ac474ac6d3e0 (diff)
Regression: handle exceptions during mapping to skip other tests
Change-Id: Icbb0a2469be5c90248b80eb46c1c80355b48acb1 Signed-off-by: Yaroslav Brustinov <ybrustin@cisco.com>
Diffstat (limited to 'scripts/automation/regression')
-rw-r--r--scripts/automation/regression/stateless_tests/stl_general_test.py24
1 files changed, 14 insertions, 10 deletions
diff --git a/scripts/automation/regression/stateless_tests/stl_general_test.py b/scripts/automation/regression/stateless_tests/stl_general_test.py
index 590733ba..2a6b72fd 100644
--- a/scripts/automation/regression/stateless_tests/stl_general_test.py
+++ b/scripts/automation/regression/stateless_tests/stl_general_test.py
@@ -16,10 +16,10 @@ class CStlGeneral_Test(CTRexGeneral_Test):
if CTRexScenario.stl_init_error:
self.skip(CTRexScenario.stl_init_error)
- def connect(self, timeout = 100):
+ def connect(self, tries = 10):
# need delay and check only because TRex process might be still starting
sys.stdout.write('Connecting')
- for i in range(timeout):
+ for i in range(tries):
try:
sys.stdout.write('.')
sys.stdout.flush()
@@ -27,20 +27,24 @@ class CStlGeneral_Test(CTRexGeneral_Test):
print('')
return True
except:
- time.sleep(0.1)
+ time.sleep(0.5)
print('')
return False
- def map_ports(self, timeout = 100):
+ def map_ports(self, tries = 10):
sys.stdout.write('Mapping ports')
- for i in range(timeout):
+ for i in range(tries):
sys.stdout.write('.')
sys.stdout.flush()
- CTRexScenario.stl_ports_map = stl_map_ports(self.stl_trex)
- if self.verify_bidirectional(CTRexScenario.stl_ports_map):
- print('')
- return True
- time.sleep(0.1)
+ try:
+ CTRexScenario.stl_ports_map = stl_map_ports(self.stl_trex)
+ if self.verify_bidirectional(CTRexScenario.stl_ports_map):
+ print('')
+ return True
+ except Exception as e:
+ print('\nException during mapping: %s' % e)
+ return False
+ time.sleep(0.5)
print('')
return False