summaryrefslogtreecommitdiffstats
path: root/scripts/stl
diff options
context:
space:
mode:
authorHanoh Haim <hhaim@cisco.com>2016-02-04 16:59:54 +0200
committerHanoh Haim <hhaim@cisco.com>2016-02-04 16:59:54 +0200
commit38ab3bbf9c9b168191c1ccdfeb8ab94a5f6b08c1 (patch)
tree1bf94309573edff5a4b6821bd93196f2d2ad2470 /scripts/stl
parentd5316dbe7b993bb980ff93d60e56aea3c62dcc20 (diff)
add udp_pkt.py example
Diffstat (limited to 'scripts/stl')
-rw-r--r--scripts/stl/profiles/udp_1pkt.py56
1 files changed, 56 insertions, 0 deletions
diff --git a/scripts/stl/profiles/udp_1pkt.py b/scripts/stl/profiles/udp_1pkt.py
new file mode 100644
index 00000000..d195b22c
--- /dev/null
+++ b/scripts/stl/profiles/udp_1pkt.py
@@ -0,0 +1,56 @@
+import sys
+import os
+
+# Should be removed
+# TBD fix this
+CURRENT_PATH = os.path.dirname(os.path.realpath(__file__))
+API_PATH = os.path.join(CURRENT_PATH, "../../api/stl")
+sys.path.insert(0, API_PATH)
+
+from scapy.all import *
+from trex_stl_api import *
+
+class STLS1(object):
+
+ def __init__ (self):
+ self.mode =0;
+ self.fsize =64;
+
+ def create_pkt_base (self):
+ t=[
+ Ether()/IP(src="16.0.0.1",dst="48.0.0.1")/UDP(dport=12,sport=1025),
+ Ether()/Dot1Q(vlan=12)/IP(src="16.0.0.1",dst="48.0.0.1")/UDP(dport=12,sport=1025),
+ Ether()/Dot1Q(vlan=12)/Dot1Q(vlan=12)/IP(src="16.0.0.1",dst="48.0.0.1")/UDP(dport=12,sport=1025),
+ Ether()/Dot1Q(vlan=12)/IP(src="16.0.0.1",dst="48.0.0.1")/TCP(dport=12,sport=1025),
+ Ether()/Dot1Q(vlan=12)/IPv6(src="::5")/TCP(dport=12,sport=1025),
+ Ether()/IP()/UDP()/IPv6(src="::5")/TCP(dport=12,sport=1025)
+ ];
+ return t[self.mode]
+
+ def create_stream (self):
+ # create a base packet and pad it to size
+ size = self.fsize - 4; # no FCS
+
+ base_pkt = self.create_pkt_base ()
+
+ pad = max(0, size - len(base_pkt)) * 'x'
+
+ pkt = STLPktBuilder(pkt = base_pkt/pad,
+ vm = [])
+
+ return STLStream(packet = pkt,
+ mode = STLTXCont())
+
+
+
+ def get_streams (self, direction = 0):
+ # create 1 stream
+ return [ self.create_stream() ]
+
+
+# dynamic load - used for trex console or simulator
+def register():
+ return STLS1()
+
+
+