summaryrefslogtreecommitdiffstats
path: root/src/sim
AgeCommit message (Expand)AuthorFilesLines
2016-08-16simulator breakage fiximarom1-0/+1
2016-08-15core mask - first phaseimarom2-13/+35
2016-07-03client config - cosmetics and gtest back onimarom1-2/+12
2016-07-03client config - refactor #2imarom1-1/+8
2016-07-03draft #3 of client configimarom1-0/+6
2016-06-20WATCHDOG - refactor due to trex-211imarom1-1/+1
2016-06-02watchdog phase 2imarom1-1/+1
2016-04-10NULL stream and multi core better support for streamsimarom2-13/+52
2016-04-04API classes (versions)imarom1-0/+1
2016-03-10RX stats - major refactorimarom2-0/+35
2016-03-02TX barrierimarom2-2/+0
2016-02-25port attributes - promiscuous and etc.imarom1-45/+0
2016-02-24Rx stat per flow. Low level working for xl710, and partly for i350.Ido Barnea2-1/+5
2016-02-24virtual NICs does not add 4 bytes of CRCimarom1-1/+5
2016-02-23global srand messed up stuffimarom1-2/+3
2016-02-23some mods to the rateimarom2-58/+72
2016-02-01fix for http://trex-tgn.cisco.com/youtrack/issue/trex-174imarom1-0/+1
2016-02-01simulator support (API and profiles)imarom1-2/+6
2016-01-21async publish nowimarom1-0/+4
2016-01-07stateless sim dry was "too much" dry - no only I/O is skippedimarom1-1/+1
2016-01-07yet another stateless simulation phaseimarom2-18/+77
2016-01-07more options to the stateless simulationimarom2-33/+121
2016-01-05stateless sim - core_index and all cores simulationimarom2-14/+44
2016-01-04some additions to the stateless simulation modeimarom3-19/+96
2016-01-04a script to inject simulation stateless filesimarom2-1/+47
2016-01-04simulation end to endimarom3-0/+941