summaryrefslogtreecommitdiffstats
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2016-02-18add python profile for new write_mask commandHanoh Haim2-1/+24
2016-02-18add write_mask vm instructionHanoh Haim3-5/+617
2016-02-16Merge step instruction supportHanoh Haim2-118/+135
2016-02-16step instruction supportHanoh Haim4-80/+452
2016-02-16server might crash if uint64_t value was actually negativeimarom1-1/+1
2016-02-16added support for default fields at the JSON RPC serverimarom2-117/+134
2016-02-16add sanity check for flow_var instructionHanoh Haim1-0/+31
2016-02-16help was broken in the simulatorimarom1-13/+7
2016-02-16cleanupHanoh Haim1-1/+0
2016-02-16add action counterHanoh Haim3-5/+27
2016-02-15add scapy layer for default macHanoh Haim3-3/+5
2016-02-15Add support for mac replacementHanoh Haim12-19/+225
2016-02-15add support for dp mac replace mode-golden were changedHanoh Haim12-19/+225
2016-02-15many bugs uncovered by the PCAP injection:imarom4-12/+231
2016-02-10back to 'count' - as the DOC statesimarom1-1/+1
2016-02-09moved yaml files again ....imarom1-6/+6
2016-02-09YAML profiles fixupimarom1-6/+6
2016-02-08stream ID allocationimarom5-3/+33
2016-02-04fix simulation trim instructionHanoh Haim1-1/+2
2016-02-01Merge from originHanoh Haim9-18/+143
2016-02-01fix for http://trex-tgn.cisco.com/youtrack/issue/trex-174imarom9-18/+143
2016-02-01Merge from originHanoh Haim4-18/+22
2016-02-01Merge branch 'trex-173' of git://github.com/wofanli/trex-core into wofanli-tr...Hanoh Haim1-6/+4
2016-02-01trex-173, remove support for one-app-server in global configuration.wenxian li1-6/+4
2016-02-01simulator support (API and profiles)imarom4-18/+22
2016-02-01fix vm bug with packet size bigger than 128 and field<33Hanoh Haim2-6/+6
2016-01-27ZMQ stubbed on simulationimarom2-23/+81
2016-01-261. fixed failing regression testimarom2-12/+14
2016-01-26packet is now base64 encodedimarom3-4/+138
2016-01-25Fix of printf in latency debugIdo Barnea1-1/+1
2016-01-24added support for L1 B/W checkimarom4-19/+45
2016-01-24fixed issue trex-172: Console -m 100% is L2 and no L1imarom6-48/+84
2016-01-24Merge from originHanoh Haim10-42/+127
2016-01-2482599 report input errors on drop queue- remove the MPC in this caseHanoh Haim1-3/+7
2016-01-21async publish nowimarom10-42/+127
2016-01-19Fix issue of --learn-mode ignored if --learn-verify was set before it in comm...Ido Barnea1-3/+4
2016-01-19In latency check, do not send responses for requests that were actually droppedIdo Barnea1-3/+5
2016-01-19Adding option to pass NAT info in TCP ACK of first SYNIdo Barnea13-325/+451
2016-01-10add alloc_error, queue_full, queue_drop stats report via ZMQYaroslav Brustinov1-0/+3
2016-01-10random packet size - uses expected packet sizeimarom5-26/+82
2016-01-07MergeHanoh Haim12-670/+846
2016-01-07basic enic support- still has issuesHanoh Haim1-1/+30
2016-01-07simulation bug - mbuf refincimarom2-5/+13
2016-01-07Added --send-debug-pktIdo Barnea5-605/+559
2016-01-07stateless sim dry was "too much" dry - no only I/O is skippedimarom3-14/+43
2016-01-07first bug caught by the simulator - memory leakimarom2-0/+7
2016-01-07yet another stateless simulation phaseimarom5-18/+100
2016-01-07more options to the stateless simulationimarom5-44/+140
2016-01-05Merge branch 'random_pkt'Hanoh Haim14-99/+668
2016-01-05stateful load 9k packetsHanoh Haim1-4/+1