1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
|
/*
Ido Barnea
Cisco Systems, Inc.
*/
/*
Copyright (c) 2016-2016 Cisco Systems, Inc.
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
#include <stdio.h>
#include "bp_sim.h"
#include "flow_stat_parser.h"
#include "latency.h"
#include "pal/linux/sanb_atomic.h"
#include "trex_stateless_messaging.h"
#include "trex_stateless_rx_core.h"
void CRFC2544Info::create() {
m_latency.Create();
m_exp_magic = 0;
m_prev_magic = 0;
reset();
}
// after calling stop, packets still arriving will be considered error
void CRFC2544Info::stop() {
m_prev_magic = m_exp_magic;
m_exp_magic = FLOW_STAT_PAYLOAD_MAGIC_NONE;
}
void CRFC2544Info::reset() {
// This is the seq num value we expect next packet to have.
// Init value should match m_seq_num in CVirtualIFPerSideStats
m_seq = UINT32_MAX - 1; // catch wrap around issues early
m_seq_err = 0;
m_seq_err_events_too_big = 0;
m_seq_err_events_too_low = 0;
m_ooo = 0;
m_dup = 0;
m_latency.Reset();
m_jitter.reset();
}
void CRFC2544Info::export_data(rfc2544_info_t_ &obj) {
std::string json_str;
Json::Reader reader;
Json::Value json;
obj.set_err_cntrs(m_seq_err, m_ooo, m_dup, m_seq_err_events_too_big, m_seq_err_events_too_low);
obj.set_jitter(m_jitter.get_jitter());
m_latency.dump_json(json);
obj.set_latency_json(json);
};
void CCPortLatencyStl::reset() {
for (int i = 0; i < MAX_FLOW_STATS; i++) {
m_rx_pg_stat[i].clear();
m_rx_pg_stat_payload[i].clear();
}
}
void CRxCoreStateless::create(const CRxSlCfg &cfg) {
m_max_ports = cfg.m_max_ports;
CMessagingManager * cp_rx = CMsgIns::Ins()->getCpRx();
m_ring_from_cp = cp_rx->getRingCpToDp(0);
m_ring_to_cp = cp_rx->getRingDpToCp(0);
m_state = STATE_IDLE;
for (int i = 0; i < m_max_ports; i++) {
CLatencyManagerPerPortStl * lp = &m_ports[i];
lp->m_io = cfg.m_ports[i];
lp->m_port.reset();
}
m_cpu_cp_u.Create(&m_cpu_dp_u);
for (int i = 0; i < MAX_FLOW_STATS_PAYLOAD; i++) {
m_rfc2544[i].create();
}
}
void CRxCoreStateless::handle_cp_msg(TrexStatelessCpToRxMsgBase *msg) {
msg->handle(this);
delete msg;
}
void CRxCoreStateless::tickle() {
m_monitor.tickle();
}
bool CRxCoreStateless::periodic_check_for_cp_messages() {
/* tickle the watchdog */
tickle();
/* fast path */
if ( likely ( m_ring_from_cp->isEmpty() ) ) {
return false;
}
while ( true ) {
CGenNode * node = NULL;
if (m_ring_from_cp->Dequeue(node) != 0) {
break;
}
assert(node);
TrexStatelessCpToRxMsgBase * msg = (TrexStatelessCpToRxMsgBase *)node;
handle_cp_msg(msg);
}
return true;
}
void CRxCoreStateless::idle_state_loop() {
const int SHORT_DELAY_MS = 2;
const int LONG_DELAY_MS = 50;
const int DEEP_SLEEP_LIMIT = 2000;
int counter = 0;
while (m_state == STATE_IDLE) {
bool had_msg = periodic_check_for_cp_messages();
if (had_msg) {
counter = 0;
continue;
} else {
flush_rx();
}
/* enter deep sleep only if enough time had passed */
if (counter < DEEP_SLEEP_LIMIT) {
delay(SHORT_DELAY_MS);
counter++;
} else {
delay(LONG_DELAY_MS);
}
}
}
void CRxCoreStateless::start() {
int count = 0;
int i = 0;
bool do_try_rx_queue =CGlobalInfo::m_options.preview.get_vm_one_queue_enable() ? true : false;
/* register a watchdog handle on current core */
m_monitor.create("STL RX CORE", 1);
TrexWatchDog::getInstance().register_monitor(&m_monitor);
while (true) {
if (m_state == STATE_WORKING) {
i++;
if (i == 100000) { // approx 10msec
i = 0;
periodic_check_for_cp_messages(); // m_state might change in here
}
} else {
if (m_state == STATE_QUIT)
break;
count = 0;
i = 0;
set_working_msg_ack(false);
idle_state_loop();
set_working_msg_ack(true);
}
if (do_try_rx_queue) {
try_rx_queues();
}
count += try_rx();
}
rte_pause();
m_monitor.disable();
}
void CRxCoreStateless::handle_rx_pkt(CLatencyManagerPerPortStl *lp, rte_mbuf_t *m) {
CFlowStatParser parser;
if (parser.parse(rte_pktmbuf_mtod(m, uint8_t *), m->pkt_len) == 0) {
uint16_t ip_id;
if (parser.get_ip_id(ip_id) == 0) {
if (is_flow_stat_id(ip_id)) {
uint16_t hw_id;
bool good_packet = true;
if (is_flow_stat_payload_id(ip_id)) {
uint8_t *p = rte_pktmbuf_mtod(m, uint8_t*);
struct flow_stat_payload_header *fsp_head = (struct flow_stat_payload_header *)
(p + m->pkt_len - sizeof(struct flow_stat_payload_header));
hw_id = fsp_head->hw_id;
CRFC2544Info &curr_rfc2544 = m_rfc2544[hw_id];
if (unlikely(fsp_head->magic != curr_rfc2544.get_exp_magic())) {
// bad magic.
// Might be the first packet of a new flow, packet from an old flow or just garbage.
if (fsp_head->magic == curr_rfc2544.get_prev_magic()) {
// packet from previous flow using this hw_id that arrived late
good_packet = false;
} else {
if (curr_rfc2544.no_magic()) {
// first packet we see from this flow
good_packet = true;
curr_rfc2544.set_exp_magic(fsp_head->magic);
} else {
// garbage packet
good_packet = false;
}
}
}
if (good_packet) {
uint32_t pkt_seq = fsp_head->seq;
uint32_t exp_seq = curr_rfc2544.get_seq();
if (unlikely(pkt_seq != exp_seq)) {
if (pkt_seq < exp_seq) {
if (exp_seq - pkt_seq > 100000) {
// packet loss while we had wrap around
curr_rfc2544.inc_seq_err(pkt_seq - exp_seq);
curr_rfc2544.inc_seq_err_too_big();
curr_rfc2544.set_seq(pkt_seq + 1);
} else {
if (pkt_seq == (exp_seq - 1)) {
curr_rfc2544.inc_dup();
} else {
curr_rfc2544.inc_ooo();
// We thought it was lost, but it was just out of order
curr_rfc2544.dec_seq_err();
}
curr_rfc2544.inc_seq_err_too_low();
}
} else {
if (unlikely (pkt_seq - exp_seq > 100000)) {
// packet reorder while we had wrap around
if (pkt_seq == (exp_seq - 1)) {
curr_rfc2544.inc_dup();
} else {
curr_rfc2544.inc_ooo();
// We thought it was lost, but it was just out of order
curr_rfc2544.dec_seq_err();
}
curr_rfc2544.inc_seq_err_too_low();
} else {
// seq > curr_rfc2544.seq. Assuming lost packets
curr_rfc2544.inc_seq_err(pkt_seq - exp_seq);
curr_rfc2544.inc_seq_err_too_big();
curr_rfc2544.set_seq(pkt_seq + 1);
}
}
} else {
curr_rfc2544.set_seq(pkt_seq + 1);
}
lp->m_port.m_rx_pg_stat_payload[hw_id].add_pkts(1);
lp->m_port.m_rx_pg_stat_payload[hw_id].add_bytes(m->pkt_len + 4); // +4 for ethernet CRC
uint64_t d = (os_get_hr_tick_64() - fsp_head->time_stamp );
dsec_t ctime = ptime_convert_hr_dsec(d);
curr_rfc2544.add_sample(ctime);
}
} else {
hw_id = get_hw_id(ip_id);
lp->m_port.m_rx_pg_stat[hw_id].add_pkts(1);
lp->m_port.m_rx_pg_stat[hw_id].add_bytes(m->pkt_len + 4); // +4 for ethernet CRC
}
}
}
}
}
// In VM setup, handle packets coming as messages from DP cores.
void CRxCoreStateless::handle_rx_queue_msgs(uint8_t thread_id, CNodeRing * r) {
while ( true ) {
CGenNode * node;
if ( r->Dequeue(node) != 0 ) {
break;
}
assert(node);
CGenNodeMsgBase * msg = (CGenNodeMsgBase *)node;
CGenNodeLatencyPktInfo * l_msg;
uint8_t msg_type = msg->m_msg_type;
uint8_t rx_port_index;
CLatencyManagerPerPortStl * lp;
switch (msg_type) {
case CGenNodeMsgBase::LATENCY_PKT:
l_msg = (CGenNodeLatencyPktInfo *)msg;
assert(l_msg->m_latency_offset == 0xdead);
rx_port_index = (thread_id << 1) + (l_msg->m_dir & 1);
assert( rx_port_index < m_max_ports );
lp = &m_ports[rx_port_index];
handle_rx_pkt(lp, (rte_mbuf_t *)l_msg->m_pkt);
rte_pktmbuf_free((rte_mbuf_t *)l_msg->m_pkt);
break;
default:
printf("ERROR latency-thread message type is not valid %d \n", msg_type);
assert(0);
}
CGlobalInfo::free_node(node);
}
}
// VM mode function. Handle messages from DP
void CRxCoreStateless::try_rx_queues() {
CMessagingManager * rx_dp = CMsgIns::Ins()->getRxDp();
uint8_t threads=CMsgIns::Ins()->get_num_threads();
int ti;
for (ti = 0; ti < (int)threads; ti++) {
CNodeRing * r = rx_dp->getRingDpToCp(ti);
if ( ! r->isEmpty() ) {
handle_rx_queue_msgs((uint8_t)ti, r);
}
}
}
// exactly the same as try_rx, without the handle_rx_pkt
// purpose is to flush rx queues when core is in idle state
void CRxCoreStateless::flush_rx() {
rte_mbuf_t * rx_pkts[64];
int i, total_pkts = 0;
for (i = 0; i < m_max_ports; i++) {
CLatencyManagerPerPortStl * lp = &m_ports[i];
rte_mbuf_t * m;
/* try to read 64 packets clean up the queue */
uint16_t cnt_p = lp->m_io->rx_burst(rx_pkts, 64);
total_pkts += cnt_p;
if (cnt_p) {
m_cpu_dp_u.start_work1();
int j;
for (j = 0; j < cnt_p; j++) {
m = rx_pkts[j];
rte_pktmbuf_free(m);
}
/* commit only if there was work to do ! */
m_cpu_dp_u.commit1();
}/* if work */
}// all ports
}
int CRxCoreStateless::try_rx() {
rte_mbuf_t * rx_pkts[64];
int i, total_pkts = 0;
for (i = 0; i < m_max_ports; i++) {
CLatencyManagerPerPortStl * lp = &m_ports[i];
rte_mbuf_t * m;
/* try to read 64 packets clean up the queue */
uint16_t cnt_p = lp->m_io->rx_burst(rx_pkts, 64);
total_pkts += cnt_p;
if (cnt_p) {
m_cpu_dp_u.start_work1();
int j;
for (j = 0; j < cnt_p; j++) {
m = rx_pkts[j];
handle_rx_pkt(lp, m);
rte_pktmbuf_free(m);
}
/* commit only if there was work to do ! */
m_cpu_dp_u.commit1();
}/* if work */
}// all ports
return total_pkts;
}
bool CRxCoreStateless::is_flow_stat_id(uint16_t id) {
if ((id & 0xff00) == IP_ID_RESERVE_BASE) return true;
return false;
}
bool CRxCoreStateless::is_flow_stat_payload_id(uint16_t id) {
if (id == FLOW_STAT_PAYLOAD_IP_ID) return true;
return false;
}
uint16_t CRxCoreStateless::get_hw_id(uint16_t id) {
return (0x00ff & id);
}
void CRxCoreStateless::reset_rx_stats(uint8_t port_id) {
for (int hw_id = 0; hw_id < MAX_FLOW_STATS; hw_id++) {
m_ports[port_id].m_port.m_rx_pg_stat[hw_id].clear();
}
}
int CRxCoreStateless::get_rx_stats(uint8_t port_id, rx_per_flow_t *rx_stats, int min, int max
, bool reset, TrexPlatformApi::driver_stat_cap_e type) {
for (int hw_id = min; hw_id <= max; hw_id++) {
if (type == TrexPlatformApi::IF_STAT_PAYLOAD) {
rx_stats[hw_id - min] = m_ports[port_id].m_port.m_rx_pg_stat_payload[hw_id];
} else {
rx_stats[hw_id - min] = m_ports[port_id].m_port.m_rx_pg_stat[hw_id];
}
if (reset) {
if (type == TrexPlatformApi::IF_STAT_PAYLOAD) {
m_ports[port_id].m_port.m_rx_pg_stat_payload[hw_id].clear();
} else {
m_ports[port_id].m_port.m_rx_pg_stat[hw_id].clear();
}
}
}
return 0;
}
int CRxCoreStateless::get_rfc2544_info(rfc2544_info_t *rfc2544_info, int min, int max, bool reset) {
for (int hw_id = min; hw_id <= max; hw_id++) {
CRFC2544Info &curr_rfc2544 = m_rfc2544[hw_id];
if (reset) {
// need to stop first, so count will be consistent
curr_rfc2544.stop();
}
curr_rfc2544.sample_period_end();
curr_rfc2544.export_data(rfc2544_info[hw_id - min]);
if (reset) {
curr_rfc2544.reset();
}
}
return 0;
}
void CRxCoreStateless::set_working_msg_ack(bool val) {
sanb_smp_memory_barrier();
m_ack_start_work_msg = val;
sanb_smp_memory_barrier();
}
void CRxCoreStateless::update_cpu_util(){
m_cpu_cp_u.Update();
}
double CRxCoreStateless::get_cpu_util() {
return m_cpu_cp_u.GetVal();
}
|