1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
|
/*
Ido Barnea
Cisco Systems, Inc.
*/
/*
Copyright (c) 2016-2016 Cisco Systems, Inc.
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
#ifndef __TREX_STATELESS_RX_CORE_H__
#define __TREX_STATELESS_RX_CORE_H__
#include <stdint.h>
#include "stateful_rx_core.h"
#include "os_time.h"
#include "pal/linux/sanb_atomic.h"
#include "utl_cpuu.h"
#include "trex_stateless_rx_port_mngr.h"
class TrexStatelessCpToRxMsgBase;
class CCPortLatencyStl {
public:
void reset();
public:
rx_per_flow_t m_rx_pg_stat[MAX_FLOW_STATS];
rx_per_flow_t m_rx_pg_stat_payload[MAX_FLOW_STATS_PAYLOAD];
};
class CLatencyManagerPerPortStl {
public:
CCPortLatencyStl m_port;
CPortLatencyHWBase * m_io;
};
class CRxSlCfg {
public:
CRxSlCfg (){
m_max_ports = 0;
m_cps = 0.0;
}
public:
uint32_t m_max_ports;
double m_cps;
CPortLatencyHWBase * m_ports[TREX_MAX_PORTS];
};
class CRFC2544Info {
public:
void create();
void stop();
void reset();
void export_data(rfc2544_info_t_ &obj);
inline void add_sample(double stime) {
m_latency.Add(stime);
m_jitter.calc(stime);
}
inline void sample_period_end() {
m_latency.update();
}
inline uint32_t get_seq() {return m_seq;}
inline void set_seq(uint32_t val) {m_seq = val;}
inline void inc_seq_err(uint64_t val) {m_seq_err += val;}
inline void dec_seq_err() {if (m_seq_err >0) {m_seq_err--;}}
inline void inc_seq_err_too_big() {m_seq_err_events_too_big++;}
inline void inc_seq_err_too_low() {m_seq_err_events_too_low++;}
inline void inc_dup() {m_dup++;}
inline void inc_ooo() {m_ooo++;}
inline uint16_t get_exp_flow_seq() {return m_exp_flow_seq;}
inline void set_exp_flow_seq(uint16_t flow_seq) {m_exp_flow_seq = flow_seq;}
inline uint16_t get_prev_flow_seq() {return m_prev_flow_seq;}
inline bool no_flow_seq() {return (m_exp_flow_seq == FLOW_STAT_PAYLOAD_INITIAL_FLOW_SEQ) ? true : false;}
private:
uint32_t m_seq; // expected next seq num
CTimeHistogram m_latency; // latency info
CJitter m_jitter;
uint64_t m_seq_err; // How many packet seq num gaps we saw (packets lost or out of order)
uint64_t m_seq_err_events_too_big; // How many packet seq num greater than expected events we had
uint64_t m_seq_err_events_too_low; // How many packet seq num lower than expected events we had
uint64_t m_ooo; // Packets we got with seq num lower than expected (We guess they are out of order)
uint64_t m_dup; // Packets we got with same seq num
uint16_t m_exp_flow_seq; // flow sequence number we should see in latency header
// flow sequence number previously used with this id. We use this to catch packets arriving late from an old flow
uint16_t m_prev_flow_seq;
};
class CRxCoreErrCntrs {
friend CRxCoreStateless;
public:
uint64_t get_bad_header() {return m_bad_header;}
uint64_t get_old_flow() {return m_old_flow;}
CRxCoreErrCntrs() {
reset();
}
void reset() {
m_bad_header = 0;
m_old_flow = 0;
}
private:
uint64_t m_bad_header;
uint64_t m_old_flow;
};
class CRxCoreStateless {
enum state_e {
STATE_IDLE,
STATE_WORKING,
STATE_QUIT
};
public:
void start();
void create(const CRxSlCfg &cfg);
void reset_rx_stats(uint8_t port_id);
int get_rx_stats(uint8_t port_id, rx_per_flow_t *rx_stats, int min, int max, bool reset
, TrexPlatformApi::driver_stat_cap_e type);
int get_rfc2544_info(rfc2544_info_t *rfc2544_info, int min, int max, bool reset);
int get_rx_err_cntrs(CRxCoreErrCntrs *rx_err);
void work() {
m_state = STATE_WORKING;
m_err_cntrs.reset(); // When starting to work, reset global counters
}
void idle() {m_state = STATE_IDLE;}
void quit() {m_state = STATE_QUIT;}
bool is_working() const {return (m_ack_start_work_msg == true);}
void set_working_msg_ack(bool val);
double get_cpu_util();
void update_cpu_util();
RxPacketBuffer *get_rx_sw_pkt_buffer(uint8_t port_id) {
return m_rx_port_mngr[port_id].get_pkt_buffer();
}
/**
* sets the port filter mode
*
* @author imarom (10/31/2016)
*
* @param filter_mode
*/
void set_rx_filter_mode(uint8_t port_id, rx_filter_mode_e filter_mode);
private:
void handle_cp_msg(TrexStatelessCpToRxMsgBase *msg);
bool periodic_check_for_cp_messages();
void tickle();
void idle_state_loop();
void handle_rx_pkt(CLatencyManagerPerPortStl * lp, rte_mbuf_t * m);
void handle_rx_pkt_2(int port_id, rte_mbuf_t *m);
void capture_pkt(rte_mbuf_t *m);
void handle_rx_queue_msgs(uint8_t thread_id, CNodeRing * r);
void flush_rx();
int try_rx();
void try_rx_queues();
bool is_flow_stat_id(uint32_t id);
bool is_flow_stat_payload_id(uint32_t id);
uint16_t get_hw_id(uint16_t id);
private:
TrexMonitor m_monitor;
uint32_t m_max_ports;
bool m_capture;
bool m_rcv_all;
CLatencyManagerPerPortStl m_ports[TREX_MAX_PORTS];
state_e m_state;
CNodeRing *m_ring_from_cp;
CNodeRing *m_ring_to_cp;
CCpuUtlDp m_cpu_dp_u;
CCpuUtlCp m_cpu_cp_u;
// Used for acking "work" (go out of idle) messages from cp
volatile bool m_ack_start_work_msg __rte_cache_aligned;
CRxCoreErrCntrs m_err_cntrs;
CRFC2544Info m_rfc2544[MAX_FLOW_STATS_PAYLOAD];
RXPortManager m_rx_port_mngr[TREX_MAX_PORTS];
};
#endif
|
