blob: ce1346057139cacd05a1d9848eec2590a43ecc8e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/*
Itay Marom
Cisco Systems, Inc.
*/
/*
Copyright (c) 2016-2016 Cisco Systems, Inc.
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
#ifndef __TREX_STATELESS_RX_DEFS_H__
#define __TREX_STATELESS_RX_DEFS_H__
#include "trex_defs.h"
#include <json/json.h>
class CPortLatencyHWBase;
/**
* general SL cfg
*
*/
class CRxSlCfg {
public:
CRxSlCfg (){
m_max_ports = 0;
m_cps = 0.0;
m_tx_cores = 0;
}
public:
uint32_t m_max_ports;
uint32_t m_tx_cores;
double m_cps;
CPortLatencyHWBase * m_ports[TREX_MAX_PORTS];
};
/**
* describes the filter type applied to the RX
* RX_FILTER_MODE_HW - only hardware filtered traffic will
* reach the RX core
*
*/
typedef enum rx_filter_mode_ {
RX_FILTER_MODE_HW,
RX_FILTER_MODE_ALL
} rx_filter_mode_e;
#endif /* __TREX_STATELESS_RX_DEFS_H__ */
|
