summaryrefslogtreecommitdiffstats
path: root/src/plugins/perfmon/intel/bundle
diff options
context:
space:
mode:
authorRay Kinsella <mdr@ashroe.eu>2021-01-14 13:18:59 +0000
committerDamjan Marion <dmarion@me.com>2021-01-21 13:17:47 +0000
commit1e4309538dd178827fc2a5efb3ceb80a4b1f1a8f (patch)
tree5f1cac777eed2669cc75c7bed319444dcef95597 /src/plugins/perfmon/intel/bundle
parent38b63a30ca0d8bc5aeea5e683be7b69a6a19a2dd (diff)
perfmon: added cache hits and misses
Added basic support for counting cache hits and misses per node. Type: improvement Signed-off-by: Ray Kinsella <mdr@ashroe.eu> Change-Id: Ic566611fd3d4246ccaa2117d8f74a569a6862e80
Diffstat (limited to 'src/plugins/perfmon/intel/bundle')
-rw-r--r--src/plugins/perfmon/intel/bundle/cache_hit_miss.c69
1 files changed, 69 insertions, 0 deletions
diff --git a/src/plugins/perfmon/intel/bundle/cache_hit_miss.c b/src/plugins/perfmon/intel/bundle/cache_hit_miss.c
new file mode 100644
index 00000000000..b3d6eebe04c
--- /dev/null
+++ b/src/plugins/perfmon/intel/bundle/cache_hit_miss.c
@@ -0,0 +1,69 @@
+/*
+ * Copyright (c) 2020 Cisco and/or its affiliates.
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at:
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include <vnet/vnet.h>
+#include <vppinfra/linux/sysfs.h>
+#include <perfmon/perfmon.h>
+#include <perfmon/intel/core.h>
+
+static u8 *
+format_intel_core_cache_hit_miss (u8 *s, va_list *args)
+{
+ perfmon_node_stats_t *ns = va_arg (*args, perfmon_node_stats_t *);
+ int row = va_arg (*args, int);
+
+ switch (row)
+ {
+ case 0:
+ s = format (s, "%.2f", (f64) ns->value[0] / ns->n_packets);
+ break;
+ case 1:
+ s = format (s, "%.2f", (f64) ns->value[1] / ns->n_packets);
+ break;
+ case 2:
+ s = format (s, "%.2f",
+ (f64) (ns->value[1] - ns->value[2]) / ns->n_packets);
+ break;
+ case 3:
+ s = format (s, "%.2f", (f64) ns->value[2] / ns->n_packets);
+ break;
+ case 4:
+ s = format (s, "%.2f",
+ (f64) (ns->value[2] - ns->value[3]) / ns->n_packets);
+ break;
+ case 5:
+ s = format (s, "%.2f", (f64) ns->value[3] / ns->n_packets);
+ break;
+ }
+
+ return s;
+}
+
+PERFMON_REGISTER_BUNDLE (intel_core_cache_miss_hit) = {
+ .name = "cache-hierarchy",
+ .description = "cache hits and misses",
+ .source = "intel-core",
+ .type = PERFMON_BUNDLE_TYPE_NODE,
+
+ .events[0] = INTEL_CORE_E_MEM_LOAD_RETIRED_L1_HIT,
+ .events[1] = INTEL_CORE_E_MEM_LOAD_RETIRED_L1_MISS,
+ .events[2] = INTEL_CORE_E_MEM_LOAD_RETIRED_L2_MISS,
+ .events[3] = INTEL_CORE_E_MEM_LOAD_RETIRED_L3_MISS,
+ .n_events = 4,
+ .format_fn = format_intel_core_cache_hit_miss,
+ .column_headers = PERFMON_STRINGS ("L1 hit/pkt", "L1 miss/pkt", "L2 hit/pkt",
+ "L2 miss/pkt", "L3 hit/pkt",
+ "L3 miss/pkt"),
+};