aboutsummaryrefslogtreecommitdiffstats
path: root/src
diff options
context:
space:
mode:
authorPaul Vinciguerra <pvinci@vinciconsulting.com>2018-10-22 18:19:59 -0700
committerDamjan Marion <dmarion@me.com>2018-10-23 21:49:58 +0000
commit6cfd414e4ce1705ad67923c00b48682a474941cb (patch)
treebfbf8ab657198714c376bf107cd5a20cc2f5ac04 /src
parent8a9566ebe0bb4644c0dbd118dc1292eca0b7d3e4 (diff)
perfmon.c: Register additional cpuids.
Added/tested additional cpuids from our testbed. Change-Id: Ifd3ea9e8e8231a8901966903bf5eceb635b82482 Signed-off-by: Paul Vinciguerra <pvinci@vinciconsulting.com>
Diffstat (limited to 'src')
-rw-r--r--src/plugins/perfmon/perfmon.c11
1 files changed, 7 insertions, 4 deletions
diff --git a/src/plugins/perfmon/perfmon.c b/src/plugins/perfmon/perfmon.c
index 61dbe5cd918..5bc3b73bf54 100644
--- a/src/plugins/perfmon/perfmon.c
+++ b/src/plugins/perfmon/perfmon.c
@@ -59,10 +59,13 @@ set_perfmon_json_path ()
}
#define foreach_cpuid_table \
-_(0x0306C3, haswell_core_v28.json) \
-_(0x0306F2, haswell_core_v28.json) \
-_(0x0406E3, skylake_core_v42.json) \
-_(0x0506E3, skylake_core_v42.json)
+_(0x0106E5, NehalemEP_core_V2.json) /* Intel(R) Xeon(R) CPU X3430 @ 2.40GHz */ \
+_(0x0306C3, haswell_core_v28.json) /* Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz */ \
+_(0x0306F2, haswell_core_v28.json) /* Intel(R) Xeon(R) CPU E5-2640 v3 @ 2.60GHz */ \
+_(0x040661, haswell_core_v28.json) /* Intel(R) Core(TM) i7-4870HQ CPU @ 2.50GHz */ \
+_(0x0406D8, Silvermont_core_V14.json) /* Intel(R) Atom(TM) CPU C2758 @ 2.40GHz */ \
+_(0x0406E3, skylake_core_v42.json) /* Intel(R) Core(TM) i7-6500U CPU @ 2.50GHz */ \
+_(0x0506E3, skylake_core_v42.json) /* Intel(R) Core(TM) i5-6600 CPU @ 3.30GHz */
static inline u32
get_cpuid (void)