| Age | Commit message (Collapse) | Author | Files | Lines | |
|---|---|---|---|---|---|
| 2018-06-04 | Configure or deduce CLIB_LOG2_CACHE_LINE_BYTES (VPP-1064) |   Dave Barach | 1 | -1/+4 | |
| Added configure argument "--with-log2-cache-line-bytes=5|6|7|auto" AKA 32, 64, or 128 bytes, or use the inferred value from the build host. produces build-xxx/vpp/vppinfra/config.h, which .../src/vppinfra/cache.h Kernels which implement the following pseudo-file (aka x86_64) are easy: /sys/devices/system/cpu/cpu0/cache/index0/coherency_line_size Otherwise, extract the cpuid from /proc/cpuinfo and map it to the cache line size. Change-Id: I7ff861e042faf82c3901fa1db98864fbdea95b74 Signed-off-by: Dave Barach <dave@barachs.net> Signed-off-by: Nitin Saxena <nitin.saxena@cavium.com> | |||||
| 2018-02-21 | vppinfra: change default cache line size 64 bytes |   Damjan Marion | 1 | -10/+2 | |
| This change only affects Aarch64 where previously we were using 128 bytes. Change-Id: I52a3f2f3ff8c06abe8ae3933bc0d7a2a7749dd8a Signed-off-by: Damjan Marion <damarion@cisco.com> | |||||
| 2017-04-25 | Define cache line size for x86 32-bit | Damjan Marion | 1 | -1/+1 | |
| Change-Id: Ie70e805f342bda69207b9df9543f1eccb5e69612 Signed-off-by: Damjan Marion <damarion@cisco.com> | |||||
| 2016-12-28 | Reorganize source tree to use single autotools instance | Damjan Marion | 1 | -0/+104 | |
| Change-Id: I7b51f88292e057c6443b12224486f2d0c9f8ae23 Signed-off-by: Damjan Marion <damarion@cisco.com> | |||||
 |
index : vpp | |
| Vector Packet Processing | Grokmirror user |
| summaryrefslogtreecommitdiffstats |