summaryrefslogtreecommitdiffstats
path: root/src/plugins/dev_ena/ena_io_defs.h
blob: 89ca2ac6498b7f8791b5050a205eddbbf4af41b5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
/* SPDX-License-Identifier: Apache-2.0
 * Copyright(c) 2023 Cisco Systems, Inc.
 */

#ifndef _ENA_IO_DEFS_H_
#define _ENA_IO_DEFS_H_

#include <vppinfra/clib.h>
#include <vppinfra/error_bootstrap.h>
#include <vppinfra/vector.h>

typedef struct
{
  u16 length; /* 0 = 64K */
  u8 reserved2;
  union
  {
    struct
    {
      u8 phase : 1;
      u8 reserved1 : 1;
      u8 first : 1;    /* first descriptor in transaction */
      u8 last : 1;     /* last descriptor in transaction */
      u8 comp_req : 1; /* should completion be posted? */
      u8 reserved5 : 1;
      u8 reserved67 : 2;
    };
    u8 ctrl;
  };
  u16 req_id;
  u16 reserved6;
} ena_rx_desc_lo_t;

STATIC_ASSERT_SIZEOF (ena_rx_desc_lo_t, 8);

typedef struct
{
  union
  {
    struct
    {
      ena_rx_desc_lo_t lo;
      u32 buff_addr_lo;
      u16 buff_addr_hi;
      u16 reserved16_w3;
    };
    u64x2 as_u64x2;
  };
} ena_rx_desc_t;

STATIC_ASSERT_SIZEOF (ena_rx_desc_t, 16);

#define foreach_ena_rx_cdesc_status                                           \
  _ (5, l3_proto_idx)                                                         \
  _ (2, src_vlan_cnt)                                                         \
  _ (1, _reserved7)                                                           \
  _ (5, l4_proto_idx)                                                         \
  _ (1, l3_csum_err)                                                          \
  _ (1, l4_csum_err)                                                          \
  _ (1, ipv4_frag)                                                            \
  _ (1, l4_csum_checked)                                                      \
  _ (7, _reserved17)                                                          \
  _ (1, phase)                                                                \
  _ (1, l3_csum2)                                                             \
  _ (1, first)                                                                \
  _ (1, last)                                                                 \
  _ (2, _reserved28)                                                          \
  _ (1, buffer)                                                               \
  _ (1, _reserved31)

typedef struct
{
  union
  {
    struct
    {
#define _(b, n) u32 n : (b);
      foreach_ena_rx_cdesc_status
#undef _
    };
    u32 as_u32;
  };
} ena_rx_cdesc_status_t;

typedef struct
{
  ena_rx_cdesc_status_t status;
  u16 length;
  u16 req_id;
  u32 hash;
  u16 sub_qid;
  u8 offset;
  u8 reserved;
} ena_rx_cdesc_t;

STATIC_ASSERT_SIZEOF (ena_rx_cdesc_t, 16);

#define foreach_ena_tx_desc                                                   \
  /* len_ctrl */                                                              \
  _ (16, length)                                                              \
  _ (6, req_id_hi)                                                            \
  _ (1, _reserved0_22)                                                        \
  _ (1, meta_desc)                                                            \
  _ (1, phase)                                                                \
  _ (1, _reserved0_25)                                                        \
  _ (1, first)                                                                \
  _ (1, last)                                                                 \
  _ (1, comp_req)                                                             \
  _ (2, _reserved0_29)                                                        \
  _ (1, _reserved0_31)                                                        \
  /* meta_ctrl */                                                             \
  _ (4, l3_proto_idx)                                                         \
  _ (1, df)                                                                   \
  _ (2, _reserved1_5)                                                         \
  _ (1, tso_en)                                                               \
  _ (5, l4_proto_idx)                                                         \
  _ (1, l3_csum_en)                                                           \
  _ (1, l4_csum_en)                                                           \
  _ (1, ethernet_fcs_dis)                                                     \
  _ (1, _reserved1_16)                                                        \
  _ (1, l4_csum_partial)                                                      \
  _ (3, _reserved_1_18)                                                       \
  _ (1, _reserved_1_21)                                                       \
  _ (10, req_id_lo)

typedef struct
{
  union
  {
    struct
    {
#define _(b, n) u32 n : (b);
      foreach_ena_tx_desc
#undef _
	u32 buff_addr_lo;
      u16 buff_addr_hi;
      u8 _reserved3_16;
      u8 header_length;
    };

    u16x8 as_u16x8;
    u32x4 as_u32x4;
    u64x2 as_u64x2;
  };
} ena_tx_desc_t;

STATIC_ASSERT_SIZEOF (ena_tx_desc_t, 16);

typedef struct
{
  ena_tx_desc_t desc[2];
  u8 data[96];
} __clib_aligned (128)
ena_tx_llq_desc128_t;
STATIC_ASSERT_SIZEOF (ena_tx_llq_desc128_t, 128);

typedef union
{
  struct
  {
    u16 req_id;
    u8 status;
    union
    {
      struct
      {
	u8 phase : 1;
      };
      u8 flags;
    };
    u16 sub_qid;
    u16 sq_head_idx;
  };
  u64 as_u64;
} ena_tx_cdesc_t;

STATIC_ASSERT_SIZEOF (ena_tx_cdesc_t, 8);

#endif /* _ENA_IO_DEFS_H_ */