1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/*
* Copyright (c) 2020 Cisco and/or its affiliates.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include <vnet/vnet.h>
#include <vppinfra/linux/sysfs.h>
#include <perfmon/perfmon.h>
#include <perfmon/intel/core.h>
static u8 *
format_intel_core_cache_hit_miss (u8 *s, va_list *args)
{
perfmon_node_stats_t *ns = va_arg (*args, perfmon_node_stats_t *);
int row = va_arg (*args, int);
switch (row)
{
case 0:
s = format (s, "%0.2f", (f64) ns->value[0] / ns->n_packets);
break;
case 1:
s = format (s, "%0.2f", (f64) ns->value[1] / ns->n_packets);
break;
case 2:
s =
format (s, "%0.2f",
(f64) (ns->value[1] - clib_min (ns->value[1], ns->value[2])) /
ns->n_packets);
break;
case 3:
s = format (s, "%0.2f", (f64) ns->value[2] / ns->n_packets);
break;
case 4:
s =
format (s, "%0.2f",
(f64) (ns->value[2] - clib_min (ns->value[2], ns->value[3])) /
ns->n_packets);
break;
case 5:
s = format (s, "%0.2f", (f64) ns->value[3] / ns->n_packets);
break;
}
return s;
}
PERFMON_REGISTER_BUNDLE (intel_core_cache_miss_hit) = {
.name = "cache-hierarchy",
.description = "cache hits and misses",
.source = "intel-core",
.type = PERFMON_BUNDLE_TYPE_NODE,
.events[0] = INTEL_CORE_E_MEM_LOAD_RETIRED_L1_HIT,
.events[1] = INTEL_CORE_E_MEM_LOAD_RETIRED_L1_MISS,
.events[2] = INTEL_CORE_E_MEM_LOAD_RETIRED_L2_MISS,
.events[3] = INTEL_CORE_E_MEM_LOAD_RETIRED_L3_MISS,
.n_events = 4,
.format_fn = format_intel_core_cache_hit_miss,
.column_headers = PERFMON_STRINGS ("L1 hit/pkt", "L1 miss/pkt", "L2 hit/pkt",
"L2 miss/pkt", "L3 hit/pkt",
"L3 miss/pkt"),
};
|
