1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
|
/*
* Copyright (c) 2016 Cisco and/or its affiliates.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include <fcntl.h>
#include <vppinfra/clib.h>
#include <vppinfra/format.h>
#include <vppinfra/cpu.h>
#define foreach_x86_cpu_uarch \
_ (0x06, 0x9e, "Kaby Lake", "Kaby Lake DT/H/S/X") \
_ (0x06, 0x9c, "Tremont", "Jasper Lake") \
_ (0x06, 0x9a, "Alder Lake", "Alder Lake L") \
_ (0x06, 0x97, "Alder Lake", "Alder Lake") \
_ (0x06, 0x96, "Tremont", "Elkhart Lake") \
_ (0x06, 0x8f, "Sapphire Rapids", "Sapphire Rapids X") \
_ (0x06, 0x8e, "Kaby Lake", "Kaby Lake Y/U") \
_ (0x06, 0x8c, "Tiger Lake", "Tiger Lake U") \
_ (0x06, 0x86, "Tremont", "Jacobsville") \
_ (0x06, 0x85, "Knights Mill", "Knights Mill") \
_ (0x06, 0x7e, "Ice Lake", "Ice Lake U") \
_ (0x06, 0x7d, "Ice Lake", "Ice Lake Y") \
_ (0x06, 0x7a, "Goldmont Plus", "Gemini Lake") \
_ (0x06, 0x6c, "Ice Lake", "Ice Lake SP") \
_ (0x06, 0x6a, "Ice Lake", "Ice Lake DE") \
_ (0x06, 0x66, "Cannon Lake", "Cannon Lake U") \
_ (0x06, 0x5f, "Goldmont", "Denverton") \
_ (0x06, 0x5e, "Skylake", "Skylake DT/H/S") \
_ (0x06, 0x5c, "Goldmont", "Apollo Lake") \
_ (0x06, 0x5a, "Silvermont", "Moorefield") \
_ (0x06, 0x57, "Knights Landing", "Knights Landing") \
_ (0x06, 0x56, "Broadwell", "Broadwell DE") \
_ (0x06, 0x55, "Skylake", "Skylake X/SP") \
_ (0x06, 0x4f, "Broadwell", "Broadwell EP/EX") \
_ (0x06, 0x4e, "Skylake", "Skylake Y/U") \
_ (0x06, 0x4d, "Silvermont", "Rangeley") \
_ (0x06, 0x4c, "Airmont", "Braswell") \
_ (0x06, 0x47, "Broadwell", "Broadwell H") \
_ (0x06, 0x46, "Haswell", "Crystalwell") \
_ (0x06, 0x45, "Haswell", "Haswell ULT") \
_ (0x06, 0x3f, "Haswell", "Haswell E") \
_ (0x06, 0x3e, "Ivy Bridge", "Ivy Bridge E/EN/EP") \
_ (0x06, 0x3d, "Broadwell", "Broadwell U") \
_ (0x06, 0x3c, "Haswell", "Haswell") \
_ (0x06, 0x3a, "Ivy Bridge", "IvyBridge") \
_ (0x06, 0x37, "Silvermont", "BayTrail") \
_ (0x06, 0x36, "Saltwell", "Cedarview,Centerton") \
_ (0x06, 0x35, "Saltwell", "Cloverview") \
_ (0x06, 0x2f, "Westmere", "Westmere EX") \
_ (0x06, 0x2e, "Nehalem", "Nehalem EX") \
_ (0x06, 0x2d, "Sandy Bridge", "SandyBridge E/EN/EP") \
_ (0x06, 0x2c, "Westmere", "Westmere EP/EX,Gulftown") \
_ (0x06, 0x2a, "Sandy Bridge", "Sandy Bridge") \
_ (0x06, 0x27, "Saltwell", "Medfield") \
_ (0x06, 0x26, "Bonnell", "Tunnel Creek") \
_ (0x06, 0x25, "Westmere", "Arrandale,Clarksdale") \
_ (0x06, 0x1e, "Nehalem", "Clarksfield,Lynnfield,Jasper Forest") \
_ (0x06, 0x1d, "Penryn", "Dunnington") \
_ (0x06, 0x1c, "Bonnell", "Pineview,Silverthorne") \
_ (0x06, 0x1a, "Nehalem", "Nehalem EP,Bloomfield)") \
_ (0x06, 0x17, "Penryn", "Yorkfield,Wolfdale,Penryn,Harpertown")
/* _(implementor-id, part-id, vendor-name, cpu-name, show CPU pass as string) */
#define foreach_aarch64_cpu_uarch \
_ (0x41, 0xd03, "ARM", "Cortex-A53", 0) \
_ (0x41, 0xd07, "ARM", "Cortex-A57", 0) \
_ (0x41, 0xd08, "ARM", "Cortex-A72", 0) \
_ (0x41, 0xd09, "ARM", "Cortex-A73", 0) \
_ (0x41, 0xd0a, "ARM", "Cortex-A75", 0) \
_ (0x41, 0xd0b, "ARM", "Cortex-A76", 0) \
_ (0x41, 0xd0c, "ARM", "Neoverse-N1", 0) \
_ (0x41, 0xd49, "ARM", "Neoverse-N2", 0) \
_ (0x41, 0xd4a, "ARM", "Neoverse-E1", 0) \
_ (0x43, 0x0a1, "Marvell", "THUNDERX CN88XX", 0) \
_ (0x43, 0x0a2, "Marvell", "OCTEON TX CN81XX", 0) \
_ (0x43, 0x0a3, "Marvell", "OCTEON TX CN83XX", 0) \
_ (0x43, 0x0af, "Marvell", "THUNDERX2 CN99XX", 1) \
_ (0x43, 0x0b1, "Marvell", "OCTEON TX2 CN98XX", 1) \
_ (0x43, 0x0b2, "Marvell", "OCTEON TX2 CN96XX", 1)
__clib_export u8 *
format_cpu_uarch (u8 * s, va_list * args)
{
#if __x86_64__
u32 __attribute__ ((unused)) eax, ebx, ecx, edx;
u8 model, family, stepping;
u8 amd_vendor = 0;
if (__get_cpuid (0, &eax, &ebx, &ecx, &edx) == 0)
return format (s, "unknown (missing cpuid)");
if (amd_vendor (ebx, ecx, edx))
amd_vendor = 1;
if (__get_cpuid (1, &eax, &ebx, &ecx, &edx) == 0)
return format (s, "unknown (missing cpuid)");
stepping = eax & 0x0f;
if (amd_vendor)
{
family = ((eax >> 8) & 0x0f);
model = ((eax >> 4) & 0x0f);
if (family >= 0xf)
{
family = family + ((eax >> 20) & 0xf);
model = (model | ((eax >> 12) & 0xf0));
}
return format (s, "Zen (family 0x%02x model 0x%02x)", family, model);
}
else
{
model = ((eax >> 4) & 0x0f) | ((eax >> 12) & 0xf0);
family = (eax >> 8) & 0x0f;
}
#define _(f,m,a,c) if ((model == m) && (family == f)) return \
format(s, "[0x%x] %s ([0x%02x] %s) stepping 0x%x", f, a, m, c, stepping);
foreach_x86_cpu_uarch
#undef _
return format (s, "unknown (family 0x%02x model 0x%02x)", family, model);
#elif __aarch64__
unformat_input_t input;
u32 implementer, primary_part_number, variant, revision;
if (unformat_init_file (&input, "/proc/cpuinfo"))
{
while (unformat_check_input (&input) != UNFORMAT_END_OF_INPUT)
{
if (unformat (&input, "CPU implementer%_: 0x%x", &implementer))
;
else if (unformat (&input, "CPU part%_: 0x%x", &primary_part_number))
;
else if (unformat (&input, "CPU variant%_: 0x%x", &variant))
;
else if (unformat (&input, "CPU revision%_: %u", &revision))
;
else
unformat_skip_line (&input);
}
unformat_free (&input);
}
else
return format (s, "unknown");
#define _(i,p,a,c,_format) if ((implementer == i) && (primary_part_number == p)){ \
if (_format)\
return format(s, "%s (%s PASS %c%u)", a, c, 'A'+variant, revision);\
else {\
if (implementer == 0x43)\
variant++; \
return format (s, "%s (%s PASS %u.%u)", a, c, variant, revision);}}
foreach_aarch64_cpu_uarch
#undef _
return format (s, "unknown (implementer 0x%02x part 0x%03x PASS %u.%u)",
implementer, primary_part_number, variant, revision);
#else /* ! __x86_64__ */
return format (s, "unknown");
#endif
}
__clib_export u8 *
format_cpu_model_name (u8 * s, va_list * args)
{
#if __x86_64__
u32 __attribute__ ((unused)) eax, ebx, ecx, edx;
u8 *name = 0;
u32 *name_u32;
if (__get_cpuid (1, &eax, &ebx, &ecx, &edx) == 0)
return format (s, "unknown (missing cpuid)");
__get_cpuid (0x80000000, &eax, &ebx, &ecx, &edx);
if (eax < 0x80000004)
return format (s, "unknown (missing ext feature)");
vec_validate (name, 48);
name_u32 = (u32 *) name;
__get_cpuid (0x80000002, &eax, &ebx, &ecx, &edx);
name_u32[0] = eax;
name_u32[1] = ebx;
name_u32[2] = ecx;
name_u32[3] = edx;
__get_cpuid (0x80000003, &eax, &ebx, &ecx, &edx);
name_u32[4] = eax;
name_u32[5] = ebx;
name_u32[6] = ecx;
name_u32[7] = edx;
__get_cpuid (0x80000004, &eax, &ebx, &ecx, &edx);
name_u32[8] = eax;
name_u32[9] = ebx;
name_u32[10] = ecx;
name_u32[11] = edx;
s = format (s, "%s", name);
vec_free (name);
return s;
#elif defined(__aarch64__)
return format (s, "armv8");
#else /* ! __x86_64__ */
return format (s, "unknown");
#endif
}
#if defined(__x86_64__) || defined(__aarch64__)
static inline char const *
flag_skip_prefix (char const *flag, const char *pfx, int len)
{
if (0 == strncmp (flag, pfx, len - 1))
return flag + len - 1;
return flag;
}
#endif
__clib_export u8 *
format_cpu_flags (u8 *s, va_list *args)
{
#if defined(__x86_64__)
#define _(flag, func, reg, bit) \
if (clib_cpu_supports_##flag ()) \
s = format (s, "%s ", flag_skip_prefix (#flag, "x86_", sizeof ("x86_")));
foreach_x86_64_flags return s;
#undef _
#elif defined(__aarch64__)
#define _(flag, bit) \
if (clib_cpu_supports_##flag ()) \
s = format (s, "%s ", \
flag_skip_prefix (#flag, "aarch64_", sizeof ("aarch64_")));
foreach_aarch64_flags return s;
#undef _
#else /* ! ! __x86_64__ && ! __aarch64__ */
return format (s, "unknown");
#endif
}
__clib_export u32
clib_get_current_cpu_id ()
{
#ifdef __linux__
unsigned cpu, node;
syscall (__NR_getcpu, &cpu, &node, 0);
return cpu;
#else
return 0;
#endif /* __linux__ */
}
__clib_export u32
clib_get_current_numa_node ()
{
#ifdef __linux__
unsigned cpu, node;
syscall (__NR_getcpu, &cpu, &node, 0);
return node;
#else
return 0;
#endif /* __linux__ */
}
__clib_export u8 *
format_march_variant (u8 *s, va_list *args)
{
clib_march_variant_type_t t = va_arg (*args, clib_march_variant_type_t);
char *variants[] = { [0] = "default",
#define _(s, n) [CLIB_MARCH_VARIANT_TYPE_##s] = n,
foreach_march_variant
#undef _
};
return format (s, "%s", variants[t]);
}
#ifdef __aarch64__
__clib_export const clib_cpu_info_t *
clib_get_cpu_info ()
{
static int first_run = 1;
static clib_cpu_info_t info = {};
if (first_run)
{
FILE *fp = fopen ("/proc/cpuinfo", "r");
char buf[128];
if (!fp)
return 0;
while (!feof (fp))
{
if (!fgets (buf, sizeof (buf), fp))
break;
buf[127] = '\0';
if (strstr (buf, "CPU part"))
info.aarch64.part_num =
strtol (memchr (buf, ':', 128) + 2, NULL, 0);
if (strstr (buf, "CPU implementer"))
info.aarch64.implementer =
strtol (memchr (buf, ':', 128) + 2, NULL, 0);
}
fclose (fp);
first_run = 0;
}
return &info;
}
#endif
|
