1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
|
/* SPDX-License-Identifier: Apache-2.0
* Copyright(c) 2021 Cisco Systems, Inc.
*/
#include <vppinfra/clib.h>
#ifndef included_memcpy_h
#define included_memcpy_h
static_always_inline void
clib_memcpy_u32_x4 (u32 *dst, u32 *src)
{
#if defined(CLIB_HAVE_VEC128)
u32x4_store_unaligned (u32x4_load_unaligned (src), dst);
#else
clib_memcpy_fast (dst, src, 4 * sizeof (u32));
#endif
}
static_always_inline void
clib_memcpy_u32_x8 (u32 *dst, u32 *src)
{
#if defined(CLIB_HAVE_VEC256)
u32x8_store_unaligned (u32x8_load_unaligned (src), dst);
#else
clib_memcpy_u32_x4 (dst, src);
clib_memcpy_u32_x4 (dst + 4, src + 4);
#endif
}
static_always_inline void
clib_memcpy_u32_x16 (u32 *dst, u32 *src)
{
#if defined(CLIB_HAVE_VEC512)
u32x16_store_unaligned (u32x16_load_unaligned (src), dst);
#else
clib_memcpy_u32_x8 (dst, src);
clib_memcpy_u32_x8 (dst + 8, src + 8);
#endif
}
static_always_inline void
clib_memcpy_u32 (u32 *dst, u32 *src, u32 n_left)
{
#if defined(CLIB_HAVE_VEC128)
if (COMPILE_TIME_CONST (n_left))
{
/* for n_left defined as compile-time constant we should prevent compiler
* to use more expensive mask load/store for common cases where smaller
* register load/store exists */
switch (n_left)
{
case 4:
clib_memcpy_u32_x4 (dst, src);
return;
case 8:
clib_memcpy_u32_x8 (dst, src);
return;
case 12:
clib_memcpy_u32_x8 (dst, src);
clib_memcpy_u32_x4 (dst + 8, src + 8);
return;
case 16:
clib_memcpy_u32_x16 (dst, src);
return;
case 32:
clib_memcpy_u32_x16 (dst, src);
clib_memcpy_u32_x16 (dst + 16, src + 16);
return;
case 64:
clib_memcpy_u32_x16 (dst, src);
clib_memcpy_u32_x16 (dst + 16, src + 16);
clib_memcpy_u32_x16 (dst + 32, src + 32);
clib_memcpy_u32_x16 (dst + 48, src + 48);
return;
default:
break;
}
}
#if defined(CLIB_HAVE_VEC512)
while (n_left >= 64)
{
clib_memcpy_u32_x16 (dst, src);
clib_memcpy_u32_x16 (dst + 16, src + 16);
clib_memcpy_u32_x16 (dst + 32, src + 32);
clib_memcpy_u32_x16 (dst + 48, src + 48);
dst += 64;
src += 64;
n_left -= 64;
}
#endif
#if defined(CLIB_HAVE_VEC256)
while (n_left >= 32)
{
clib_memcpy_u32_x16 (dst, src);
clib_memcpy_u32_x16 (dst + 16, src + 16);
dst += 32;
src += 32;
n_left -= 32;
}
#endif
while (n_left >= 16)
{
clib_memcpy_u32_x16 (dst, src);
dst += 16;
src += 16;
n_left -= 16;
}
#if defined(CLIB_HAVE_VEC512_MASK_LOAD_STORE)
if (n_left)
{
u16 mask = pow2_mask (n_left);
u32x16_mask_store (u32x16_mask_load_zero (src, mask), dst, mask);
}
return;
#endif
if (n_left >= 8)
{
clib_memcpy_u32_x8 (dst, src);
dst += 8;
src += 8;
n_left -= 8;
}
#if defined(CLIB_HAVE_VEC256_MASK_LOAD_STORE)
if (n_left)
{
u8 mask = pow2_mask (n_left);
u32x8_mask_store (u32x8_mask_load_zero (src, mask), dst, mask);
}
return;
#endif
if (n_left >= 4)
{
clib_memcpy_u32_x4 (dst, src);
dst += 4;
src += 4;
n_left -= 4;
}
#endif
while (n_left)
{
dst[0] = src[0];
dst += 1;
src += 1;
n_left -= 1;
}
}
#endif
|
