aboutsummaryrefslogtreecommitdiffstats
path: root/docs/report/introduction/test_environment_changes_vpp.rst
diff options
context:
space:
mode:
authorPeter Mikus <pmikus@cisco.com>2022-06-14 11:14:49 +0000
committerPeter Mikus <pmikus@cisco.com>2022-06-14 11:14:49 +0000
commit1b97d7088f4db702b05c0fd4cbc02a52c97e4529 (patch)
tree709dc65e677793f5918e0e66f87c323a0af5b2e8 /docs/report/introduction/test_environment_changes_vpp.rst
parent04288f6c4806fad01710225e4c4b789704e399d7 (diff)
doc(report): Update test environment
Signed-off-by: Peter Mikus <pmikus@cisco.com> Change-Id: I9987cac1493ea75eb097a0f2123768eec1ca3d73
Diffstat (limited to 'docs/report/introduction/test_environment_changes_vpp.rst')
-rw-r--r--docs/report/introduction/test_environment_changes_vpp.rst4
1 files changed, 2 insertions, 2 deletions
diff --git a/docs/report/introduction/test_environment_changes_vpp.rst b/docs/report/introduction/test_environment_changes_vpp.rst
index 83a9eedffb..5f3d3bf3e9 100644
--- a/docs/report/introduction/test_environment_changes_vpp.rst
+++ b/docs/report/introduction/test_environment_changes_vpp.rst
@@ -17,8 +17,8 @@ topology types are used:
- **2-Node Topology**: Consisting of one server acting as SUTs and one
server as TG both connected in ring topology.
-Tested SUT servers are based on a range of processors including Intel
-Intel Xeon Skylake-SP, Intel Xeon Cascade Lake-SP, Arm,
+Tested SUT servers are based on a range of processors including
+Intel Xeon Icelake-SP, Intel Xeon Skylake-SP, Intel Xeon Cascade Lake-SP, Arm,
Intel Atom. More detailed description is provided in
:ref:`tested_physical_topologies`. Tested logical topologies are
described in :ref:`tested_logical_topologies`.