aboutsummaryrefslogtreecommitdiffstats
path: root/docs/report/introduction/test_environment_intro.rst
diff options
context:
space:
mode:
authorTibor Frank <tifrank@cisco.com>2020-07-09 11:16:19 +0200
committerTibor Frank <tifrank@cisco.com>2020-07-09 11:23:17 +0200
commit12c3608c3464add7664e3b8f41b07b9b8fd03f1c (patch)
treee505291a1eac7d216cec9898969d27400d63407d /docs/report/introduction/test_environment_intro.rst
parentd0f1e8778dac3549a1f1e403541de9f3ee88ec8d (diff)
Report 2005: Add data, review graphs
Change-Id: I2913ed579369a26a1226cfbe958432d1b3e11789 Signed-off-by: Tibor Frank <tifrank@cisco.com>
Diffstat (limited to 'docs/report/introduction/test_environment_intro.rst')
-rw-r--r--docs/report/introduction/test_environment_intro.rst27
1 files changed, 0 insertions, 27 deletions
diff --git a/docs/report/introduction/test_environment_intro.rst b/docs/report/introduction/test_environment_intro.rst
index da817f269d..7c4d5dfc9f 100644
--- a/docs/report/introduction/test_environment_intro.rst
+++ b/docs/report/introduction/test_environment_intro.rst
@@ -28,30 +28,3 @@ physical testbeds are maintained in FD.io CSIT repository:
`FD.io CSIT testbeds - Xeon Cascade Lake`_,
`FD.io CSIT testbeds - Xeon Skylake, Arm, Atom`_ and
`FD.io CSIT Testbeds - Xeon Haswell`_.
-
-Pre-Test Server Calibration
----------------------------
-
-Number of SUT server sub-system runtime parameters have been identified
-as impacting data plane performance tests. Calibrating those parameters
-is part of FD.io CSIT pre-test activities, and includes measuring and
-reporting following:
-
-#. System level core jitter - measure duration of core interrupts by
- Linux in clock cycles and how often interrupts happen. Using
- `CPU core jitter tool <https://git.fd.io/pma_tools/tree/jitter>`_.
-
-#. Memory bandwidth - measure bandwidth with `Intel MLC tool
- <https://software.intel.com/en-us/articles/intelr-memory-latency-checker>`_.
-
-#. Memory latency - measure memory latency with Intel MLC tool.
-
-#. Cache latency at all levels (L1, L2, and Last Level Cache) - measure
- cache latency with Intel MLC tool.
-
-Measured values of listed parameters are especially important for
-repeatable zero packet loss throughput measurements across multiple
-system instances. Generally they come useful as a background data for
-comparing data plane performance results across disparate servers.
-
-Following sections include measured calibration data for testbeds.