diff options
| author |   Tibor Frank <tifrank@cisco.com> | 2020-07-09 11:16:19 +0200 |
|---|---|---|
| committer | Tibor Frank <tifrank@cisco.com> | 2020-07-09 11:23:17 +0200 |
| commit | 12c3608c3464add7664e3b8f41b07b9b8fd03f1c (patch) | |
| tree | e505291a1eac7d216cec9898969d27400d63407d /docs/report/introduction/test_environment_sut_calib_clx.rst | |
| parent | d0f1e8778dac3549a1f1e403541de9f3ee88ec8d (diff) | |
Report 2005: Add data, review graphs
Change-Id: I2913ed579369a26a1226cfbe958432d1b3e11789
Signed-off-by: Tibor Frank <tifrank@cisco.com>
Diffstat (limited to 'docs/report/introduction/test_environment_sut_calib_clx.rst')
| -rw-r--r-- | docs/report/introduction/test_environment_sut_calib_clx.rst | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/docs/report/introduction/test_environment_sut_calib_clx.rst b/docs/report/introduction/test_environment_sut_calib_clx.rst index e12b0af693..ed44eb92d2 100644 --- a/docs/report/introduction/test_environment_sut_calib_clx.rst +++ b/docs/report/introduction/test_environment_sut_calib_clx.rst @@ -1,5 +1,5 @@ -Calibration Data - Cascade Lake -------------------------------- +Cascade Lake +~~~~~~~~~~~~ Following sections include sample calibration data measured on s32-t27-sut1 server running in one of the Intel Xeon Skylake testbeds as @@ -10,7 +10,7 @@ shows the same or similar values. Linux cmdline -~~~~~~~~~~~~~ +^^^^^^^^^^^^^ :: @@ -18,7 +18,7 @@ Linux cmdline BOOT_IMAGE=/boot/vmlinuz-4.15.0-72-generic root=UUID=1d03969e-a2a0-41b2-a97e-1cc171b07e88 ro isolcpus=1-23,25-47,49-71,73-95 nohz_full=1-23,25-47,49-71,73-95 rcu_nocbs=1-23,25-47,49-71,73-95 numa_balancing=disable intel_pstate=disable intel_iommu=on iommu=pt nmi_watchdog=0 audit=0 nosoftlockup processor.max_cstate=1 intel_idle.max_cstate=1 hpet=disable tsc=reliable mce=off console=tty0 console=ttyS0,115200n8 Linux uname -~~~~~~~~~~~ +^^^^^^^^^^^ :: @@ -27,7 +27,7 @@ Linux uname System-level Core Jitter -~~~~~~~~~~~~~~~~~~~~~~~~ +^^^^^^^^^^^^^^^^^^^^^^^^ :: @@ -82,7 +82,7 @@ System-level Core Jitter Memory Bandwidth -~~~~~~~~~~~~~~~~ +^^^^^^^^^^^^^^^^ :: @@ -139,7 +139,7 @@ Memory Bandwidth Memory Latency -~~~~~~~~~~~~~~ +^^^^^^^^^^^^^^ :: @@ -199,7 +199,7 @@ Memory Latency L1/L2/LLC Latency -~~~~~~~~~~~~~~~~~ +^^^^^^^^^^^^^^^^^ :: |