aboutsummaryrefslogtreecommitdiffstats
path: root/docs/report/introduction/test_environment_sut_calib_tx2.rst
diff options
context:
space:
mode:
authorpmikus <pmikus@cisco.com>2021-06-15 07:57:50 +0000
committerPeter Mikus <pmikus@cisco.com>2021-06-15 08:05:50 +0000
commit7489131158f8880d0a8bdea4457a65e65291c788 (patch)
tree12783dc82d1b6e84d44cbf0a905b166f90014282 /docs/report/introduction/test_environment_sut_calib_tx2.rst
parent3603f8c7d733483924fba47bcbb303ca209f8542 (diff)
Report: Update Infra sections
Signed-off-by: pmikus <pmikus@cisco.com> Change-Id: I14aa6f64b2621ad306e1cd79fafefe94dd1ed85a (cherry picked from commit 2072a56eeca53f00cff1b5d888d24f7271ae1fb4)
Diffstat (limited to 'docs/report/introduction/test_environment_sut_calib_tx2.rst')
-rw-r--r--docs/report/introduction/test_environment_sut_calib_tx2.rst4
1 files changed, 2 insertions, 2 deletions
diff --git a/docs/report/introduction/test_environment_sut_calib_tx2.rst b/docs/report/introduction/test_environment_sut_calib_tx2.rst
index 4b715c86f0..2844ec169a 100644
--- a/docs/report/introduction/test_environment_sut_calib_tx2.rst
+++ b/docs/report/introduction/test_environment_sut_calib_tx2.rst
@@ -11,7 +11,7 @@ Linux cmdline
::
$ cat /proc/cmdline
- BOOT_IMAGE=/boot/vmlinuz-4.15.0-72-generic root=UUID=19debf43-de1a-4f0d-97a7-c4d0ccd04327 ro audit=0 intel_iommu=on isolcpus=1-27,29-55 nmi_watchdog=0 nohz_full=1-27,29-55 nosoftlockup processor.max_cstate=1 rcu_nocbs=1-27,29-55 splash quiet vt.handoff=1
+ BOOT_IMAGE=/boot/vmlinuz-5.4.0-65-generic root=UUID=7d1d0e77-4df0-43df-9619-a99db29ffb83 ro audit=0 intel_iommu=on isolcpus=1-27,29-55 nmi_watchdog=0 nohz_full=1-27,29-55 nosoftlockup processor.max_cstate=1 rcu_nocbs=1-27,29-55 console=ttyAMA0,115200n8 quiet
Linux uname
^^^^^^^^^^^
@@ -19,7 +19,7 @@ Linux uname
::
$ uname -a
- Linux s27-t34-sut1 4.15.0-72-generic #81-Ubuntu SMP Tue Nov 26 12:21:09 UTC 2019 aarch64 aarch64 aarch64 GNU/Linux
+ Linux 5.4.0-65-generic #73-Ubuntu SMP Mon Jan 18 17:25:17 UTC 2021 x86_64 x86_64 x86_64 GNU/Linux
.. include:: ../introduction/test_environment_sut_meltspec_tx2.rst