aboutsummaryrefslogtreecommitdiffstats
path: root/docs/report
diff options
context:
space:
mode:
authorTibor Frank <tifrank@cisco.com>2020-01-27 15:24:08 +0100
committerTibor Frank <tifrank@cisco.com>2020-01-28 09:40:45 +0000
commita89e6e3a7fb413394f83c7ff248aa234a265837c (patch)
tree7b70e9e8a60b0dd6793ccc6f519926465d38943d /docs/report
parent01b75c9d9d6d715faef4ee3136324c77dd05c2ad (diff)
PAL: Add latency by percentile graph
Change-Id: I38c03e089fd709afc848ecec55474d5c6925a58e Signed-off-by: Tibor Frank <tifrank@cisco.com> (cherry picked from commit 6716e51e3a27cfd2850a399c9ccc2818c2038eaf)
Diffstat (limited to 'docs/report')
-rw-r--r--docs/report/introduction/test_environment_sut_calib_tsh.rst2
1 files changed, 2 insertions, 0 deletions
diff --git a/docs/report/introduction/test_environment_sut_calib_tsh.rst b/docs/report/introduction/test_environment_sut_calib_tsh.rst
index 139d30fd50..00447b9fd9 100644
--- a/docs/report/introduction/test_environment_sut_calib_tsh.rst
+++ b/docs/report/introduction/test_environment_sut_calib_tsh.rst
@@ -78,3 +78,5 @@ System-level Core Jitter
160022 169610 9588 160044 160022 173162 2580611072 3204390608 28
160022 169254 9232 160044 160022 173162 1492189184 3204399760 29
160022 169386 9364 160046 160022 173162 403767296 3204417762 30
+
+.. include:: ../introduction/test_environment_sut_meltspec_tsh.rst