summaryrefslogtreecommitdiffstats
path: root/scripts/stl
AgeCommit message (Collapse)AuthorFilesLines
2017-03-05fix STLVmFlowVarRepetableRandom typo instructionHanoh Haim1-1/+1
Signed-off-by: Hanoh Haim <hhaim@cisco.com>
2016-12-20STL profile bench.py: add 'imix' option to tunable 'size'Yaroslav Brustinov1-5/+12
Change-Id: I55dd86d69a6fb49cd349c79be966b6c3415ccc1d Signed-off-by: Yaroslav Brustinov <ybrustin@cisco.com>
2016-09-30fix parsing tunables, add support for separate -t in console, add benchmark ↵Yaroslav Brustinov1-0/+88
profile
2016-09-29minor fix hw_cs in case of random pkt sizeHanoh Haim1-0/+33
2016-09-29add mode example to hw cs profileHanoh Haim1-2/+152
2016-09-29 add simple example for FixHwChecksum instructionHanoh Haim1-0/+60
2016-09-27fix regression issues with step/init valuesimarom2-2/+2
TODO: random limit currently does not support limit less than core count - it is possible to solve this by giving redundant cores the same seed and limit (currently it is blocked)
2016-09-26regression failure: VM with dec might not be able to pad the instruction to ↵imarom1-1/+1
true cycle implictly
2016-09-25split multicore - all tests passimarom1-1/+5
2016-09-25Splitter - padding for non circular VMsimarom1-25/+23
2016-09-25client var support split nowimarom1-28/+71
2016-09-25draft: new split algorithmimarom1-0/+79
2016-09-13fix random_limit max valueHanoh Haim1-1/+1
2016-09-13add repetable_random example profileHanoh Haim1-0/+58
2016-08-07random tests are now provided with seedimarom2-2/+5
2016-07-06increase server<->client API version from 1.2 to 1.3Yaroslav Brustinov1-5/+9
various fixes
2016-06-27fix trex-218 & trex-219Hanoh Haim1-0/+36
2016-06-23get_stats documentationIdo Barnea1-1/+3
2016-06-21profile fixesIdo Barnea26-84/+104
2016-06-19update latency profileHanoh Haim2-3/+30
2016-06-01fix latency profile to be able to run on all interfacesIdo Barnea1-2/+2
2016-05-23replace t-rex to TRexYaroslav Brustinov1-2/+2
regression: instead of checking map and reconnecting for eact STL test, do in only for those with disconnect (+revert of commit 0f8e6065f467703b1461e87c3912f8d4bd616807)
2016-05-23replace t-rex to TRexYaroslav Brustinov1-2/+2
regression: instead of checking map and reconnecting for eact STL test, do in only for those with disconnect
2016-05-22regression: add disconnects + delay before running examples + at end of ↵Yaroslav Brustinov2-14/+40
regression revert profile udp_1ptk_simple.py and add new upd_for_benchmarks.py
2016-05-18minor fix for latency profileHanoh Haim1-2/+0
2016-05-18fix profile to work with 4 portsHanoh Haim1-7/+19
2016-05-18changed latency profile file nameIdo Barnea1-0/+0
2016-05-18more error counterIdo Barnea1-0/+50
2016-05-18fixes according to Hanoch's code reviewIdo Barnea1-0/+25
2016-05-08add cache to CPHanoh Haim1-2/+3
2016-05-08add cache capability to stateless node objectHanoh Haim1-0/+45
2016-04-27regression: stateless CPU benchmark for profilesYaroslav Brustinov3-19/+49
2016-04-10fixed 10.0.0.X / 8.0.0.X to 16.0.0.X / 48.0.0.Ximarom4-5/+5
2016-04-10some refinements and few refactorsimarom1-1/+1
2016-04-10added tests for multi coreimarom4-0/+101
2016-03-31STL tests (API)imarom4-7/+16
2016-03-30add ga to apiHanoh Haim1-0/+24
2016-03-24remove debug write from profileYaroslav Brustinov1-1/+0
2016-03-23Python 3 - another drop (package fixups)imarom3-7/+7
2016-03-16tunables show on the consoleimarom2-8/+11
2016-03-16FIX: direction for profileimarom64-81/+74
2016-03-14some cleanup for API docHanoh Haim22-22/+22
2016-03-13bdir simpleHanoh Haim1-0/+35
2016-03-10RX stats - major refactorimarom1-2/+6
2016-03-07interleave example - monor fixHanoh Haim1-3/+2
2016-03-07interleave exampleHanoh Haim1-0/+49
2016-03-07minorHanoh Haim1-1/+1
2016-03-07Merge scapy remove crypto. for ADS serverHanoh Haim4-7/+7
2016-03-07scapy library remove crypto and ans1Hanoh Haim2-0/+72
2016-03-07changed STLRxStats to STLFlowStatsIdo Barnea1-3/+2