1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/* SPDX-License-Identifier: Apache-2.0
* Copyright(c) 2023 Cisco Systems, Inc.
*/
#include <vlib/vlib.h>
#include <vnet/dev/dev.h>
#include <dev_ena/ena.h>
#include <dev_ena/ena_inlines.h>
#define ENA_AENQ_POLL_INTERVAL 0.2
VLIB_REGISTER_LOG_CLASS (ena_log, static) = {
.class_name = "ena",
.subclass_name = "aenq",
};
void
ena_aenq_free (vlib_main_t *vm, vnet_dev_t *dev)
{
ena_device_t *ed = vnet_dev_get_data (dev);
log_debug (dev, "");
ASSERT (ed->aenq_started == 0);
vnet_dev_dma_mem_free (vm, dev, ed->aenq.entries);
ed->aenq.entries = 0;
ed->aenq.depth = 0;
}
vnet_dev_rv_t
ena_aenq_olloc (vlib_main_t *vm, vnet_dev_t *dev, u16 depth)
{
ena_device_t *ed = vnet_dev_get_data (dev);
u32 alloc_sz = sizeof (ena_aenq_entry_t) * depth;
vnet_dev_rv_t rv;
log_debug (dev, "");
ASSERT (ed->aenq.entries == 0);
if ((rv = vnet_dev_dma_mem_alloc (vm, dev, alloc_sz, 0,
(void **) &ed->aenq.entries)))
goto err;
ed->aenq.depth = depth;
return VNET_DEV_OK;
err:
ena_aenq_free (vm, dev);
return rv;
}
static ena_aenq_entry_t *
ena_get_next_aenq_entry (vnet_dev_t *dev)
{
ena_device_t *ed = vnet_dev_get_data (dev);
u16 index = ed->aenq.head & pow2_mask (ENA_ASYNC_QUEUE_LOG2_DEPTH);
u16 phase = 1 & (ed->aenq.head >> ENA_ASYNC_QUEUE_LOG2_DEPTH);
ena_aenq_entry_t *e = ed->aenq.entries + index;
if (e->phase != phase)
return 0;
ed->aenq.head++;
return e;
}
static void
ena_aenq_poll (vlib_main_t *vm, vnet_dev_t *dev)
{
ena_aenq_entry_t *ae;
while ((ae = ena_get_next_aenq_entry (dev)))
{
ena_device_t *ed = vnet_dev_get_data (dev);
vnet_dev_port_state_changes_t changes = {};
log_debug (dev, "aenq: group %u syndrome %u phase %u timestamp %lu",
ae->group, ae->syndrome, ae->phase, ae->timestamp);
switch (ae->group)
{
case ENA_AENQ_GROUP_LINK_CHANGE:
log_debug (dev, "link_change: status %u",
ae->link_change.link_status);
changes.link_state = 1;
changes.change.link_state = 1;
foreach_vnet_dev_port (p, dev)
vnet_dev_port_state_change (vm, p, changes);
break;
case ENA_AENQ_GROUP_NOTIFICATION:
log_warn (dev, "unhandled AENQ notification received [syndrome %u]",
ae->syndrome);
break;
case ENA_AENQ_GROUP_KEEP_ALIVE:
if (ae->keep_alive.rx_drops || ae->keep_alive.tx_drops)
log_debug (dev, "keep_alive: rx_drops %lu tx_drops %lu",
ae->keep_alive.rx_drops, ae->keep_alive.tx_drops);
ed->aenq.rx_drops = ae->keep_alive.rx_drops - ed->aenq.rx_drops0;
ed->aenq.tx_drops = ae->keep_alive.tx_drops - ed->aenq.tx_drops0;
ed->aenq.last_keepalive = vlib_time_now (vm);
break;
default:
log_debug (dev, "unknown aenq entry (group %u) %U", ae->group,
format_hexdump, ae, sizeof (*ae));
};
}
}
vnet_dev_rv_t
ena_aenq_start (vlib_main_t *vm, vnet_dev_t *dev)
{
ena_device_t *ed = vnet_dev_get_data (dev);
u16 depth = ed->aenq.depth;
u32 alloc_sz = sizeof (ena_aenq_entry_t) * depth;
ASSERT (ed->aenq_started == 0);
ASSERT (ed->aq_started == 1);
ena_reg_aenq_caps_t aenq_caps = {
.depth = depth,
.entry_size = sizeof (ena_aenq_entry_t),
};
if (ena_aq_feature_is_supported (dev, ENA_ADMIN_FEAT_ID_AENQ_CONFIG))
{
ena_aq_feat_aenq_config_t aenq;
vnet_dev_rv_t rv;
if ((rv = ena_aq_get_feature (vm, dev, ENA_ADMIN_FEAT_ID_AENQ_CONFIG,
&aenq)))
{
log_err (dev, "aenq_start: get_Feature(AENQ_CONFIG) failed");
return rv;
}
aenq.enabled_groups.link_change = 1;
aenq.enabled_groups.fatal_error = 1;
aenq.enabled_groups.warning = 1;
aenq.enabled_groups.notification = 1;
aenq.enabled_groups.keep_alive = 1;
aenq.enabled_groups.as_u32 &= aenq.supported_groups.as_u32;
aenq.supported_groups.as_u32 = 0;
if ((rv = ena_aq_set_feature (vm, dev, ENA_ADMIN_FEAT_ID_AENQ_CONFIG,
&aenq)))
{
log_err (dev, "aenq_start: set_Feature(AENQ_CONFIG) failed");
return rv;
}
}
clib_memset (ed->aenq.entries, 0, alloc_sz);
ed->aenq.head = depth;
ena_reg_set_dma_addr (vm, dev, ENA_REG_AENQ_BASE_LO, ENA_REG_AENQ_BASE_HI,
ed->aenq.entries);
ena_reg_write (dev, ENA_REG_AENQ_CAPS, &aenq_caps);
ena_reg_write (dev, ENA_REG_AENQ_HEAD_DB, &(u32){ depth });
ed->aenq_started = 1;
vnet_dev_poll_dev_add (vm, dev, ENA_AENQ_POLL_INTERVAL, ena_aenq_poll);
return VNET_DEV_OK;
}
void
ena_aenq_stop (vlib_main_t *vm, vnet_dev_t *dev)
{
ena_device_t *ed = vnet_dev_get_data (dev);
if (ed->aenq_started == 1)
{
ena_reg_aenq_caps_t aenq_caps = {};
vnet_dev_poll_dev_remove (vm, dev, ena_aenq_poll);
ena_reg_write (dev, ENA_REG_AENQ_CAPS, &aenq_caps);
ed->aenq_started = 0;
}
}
|
