1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
|
/* SPDX-License-Identifier: Apache-2.0
* Copyright (c) 2023 Cisco Systems, Inc.
*/
#include <vnet/vnet.h>
#include <vnet/dev/dev.h>
#include <vnet/dev/bus/pci.h>
#include <vnet/dev/counters.h>
#include <vnet/ethernet/ethernet.h>
#include <vnet/plugin/plugin.h>
#include <vpp/app/version.h>
#include <dev_octeon/octeon.h>
#include <dev_octeon/crypto.h>
#include <base/roc_api.h>
#include <common.h>
struct roc_model oct_model;
VLIB_REGISTER_LOG_CLASS (oct_log, static) = {
.class_name = "octeon",
.subclass_name = "init",
};
#define _(f, n, s, d) \
{ .name = #n, .desc = d, .severity = VL_COUNTER_SEVERITY_##s },
vlib_error_desc_t oct_tx_node_counters[] = { foreach_oct_tx_node_counter };
#undef _
vnet_dev_node_t oct_rx_node = {
.format_trace = format_oct_rx_trace,
};
vnet_dev_node_t oct_tx_node = {
.format_trace = format_oct_tx_trace,
.error_counters = oct_tx_node_counters,
.n_error_counters = ARRAY_LEN (oct_tx_node_counters),
};
static struct
{
u16 device_id;
oct_device_type_t type;
char *description;
} oct_dev_types[] = {
#define _(id, device_type, desc) \
{ \
.device_id = (id), .type = OCT_DEVICE_TYPE_##device_type, \
.description = (desc) \
}
_ (0xa063, RVU_PF, "Marvell Octeon Resource Virtualization Unit PF"),
_ (0xa064, RVU_VF, "Marvell Octeon Resource Virtualization Unit VF"),
_ (0xa0f8, LBK_VF, "Marvell Octeon Loopback Unit VF"),
_ (0xa0f7, SDP_VF, "Marvell Octeon System DPI Packet Interface Unit VF"),
_ (0xa0f3, O10K_CPT_VF,
"Marvell Octeon-10 Cryptographic Accelerator Unit VF"),
_ (0xa0fe, O9K_CPT_VF, "Marvell Octeon-9 Cryptographic Accelerator Unit VF"),
#undef _
};
static u8 *
oct_probe (vlib_main_t *vm, vnet_dev_bus_index_t bus_index, void *dev_info)
{
vnet_dev_bus_pci_device_info_t *di = dev_info;
if (di->vendor_id != 0x177d) /* Cavium */
return 0;
FOREACH_ARRAY_ELT (dt, oct_dev_types)
{
if (dt->device_id == di->device_id)
return format (0, "%s", dt->description);
}
return 0;
}
vnet_dev_rv_t
cnx_return_roc_err (vnet_dev_t *dev, int rrv, char *fmt, ...)
{
va_list va;
va_start (va, fmt);
u8 *s = va_format (0, fmt, &va);
va_end (va);
log_err (dev, "%v: %s [%d]", s, roc_error_msg_get (rrv), rrv);
vec_free (s);
return VNET_DEV_ERR_UNSUPPORTED_DEVICE;
}
static vnet_dev_rv_t
oct_alloc (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_device_t *cd = vnet_dev_get_data (dev);
cd->nix =
clib_mem_alloc_aligned (sizeof (struct roc_nix), CLIB_CACHE_LINE_BYTES);
return VNET_DEV_OK;
}
static vnet_dev_rv_t
oct_init_nix (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_device_t *cd = vnet_dev_get_data (dev);
u8 mac_addr[6];
int rrv;
oct_port_t oct_port = {};
*cd->nix = (struct roc_nix){
.reta_sz = ROC_NIX_RSS_RETA_SZ_256,
.max_sqb_count = 512,
.pci_dev = &cd->plt_pci_dev,
.hw_vlan_ins = true,
};
if ((rrv = roc_nix_dev_init (cd->nix)))
return cnx_return_roc_err (dev, rrv, "roc_nix_dev_init");
if ((rrv = roc_nix_npc_mac_addr_get (cd->nix, mac_addr)))
return cnx_return_roc_err (dev, rrv, "roc_nix_npc_mac_addr_get");
vnet_dev_port_add_args_t port_add_args = {
.port = {
.attr = {
.type = VNET_DEV_PORT_TYPE_ETHERNET,
.max_rx_queues = 64,
.max_tx_queues = 64,
.max_supported_rx_frame_size = roc_nix_max_pkt_len (cd->nix),
.caps = {
.rss = 1,
},
.rx_offloads = {
.ip4_cksum = 1,
},
.tx_offloads = {
.ip4_cksum = 1,
},
},
.ops = {
.init = oct_port_init,
.deinit = oct_port_deinit,
.start = oct_port_start,
.stop = oct_port_stop,
.config_change = oct_port_cfg_change,
.config_change_validate = oct_port_cfg_change_validate,
.format_status = format_oct_port_status,
.format_flow = format_oct_port_flow,
.clear_counters = oct_port_clear_counters,
},
.data_size = sizeof (oct_port_t),
.initial_data = &oct_port,
},
.rx_node = &oct_rx_node,
.tx_node = &oct_tx_node,
.rx_queue = {
.config = {
.data_size = sizeof (oct_rxq_t),
.default_size = 1024,
.multiplier = 32,
.min_size = 256,
.max_size = 16384,
},
.ops = {
.alloc = oct_rx_queue_alloc,
.free = oct_rx_queue_free,
.format_info = format_oct_rxq_info,
.clear_counters = oct_rxq_clear_counters,
},
},
.tx_queue = {
.config = {
.data_size = sizeof (oct_txq_t),
.default_size = 1024,
.multiplier = 32,
.min_size = 256,
.max_size = 16384,
},
.ops = {
.alloc = oct_tx_queue_alloc,
.free = oct_tx_queue_free,
.format_info = format_oct_txq_info,
.clear_counters = oct_txq_clear_counters,
},
},
};
vnet_dev_set_hw_addr_eth_mac (&port_add_args.port.attr.hw_addr, mac_addr);
log_info (dev, "MAC address is %U", format_ethernet_address, mac_addr);
return vnet_dev_port_add (vm, dev, 0, &port_add_args);
}
static int
oct_conf_cpt (vlib_main_t *vm, vnet_dev_t *dev, oct_crypto_dev_t *ocd,
int nb_lf)
{
struct roc_cpt *roc_cpt = ocd->roc_cpt;
int rrv;
if ((rrv = roc_cpt_eng_grp_add (roc_cpt, CPT_ENG_TYPE_SE)) < 0)
{
log_err (dev, "Could not add CPT SE engines");
return cnx_return_roc_err (dev, rrv, "roc_cpt_eng_grp_add");
}
if ((rrv = roc_cpt_eng_grp_add (roc_cpt, CPT_ENG_TYPE_IE)) < 0)
{
log_err (dev, "Could not add CPT IE engines");
return cnx_return_roc_err (dev, rrv, "roc_cpt_eng_grp_add");
}
if (roc_cpt->eng_grp[CPT_ENG_TYPE_IE] != ROC_CPT_DFLT_ENG_GRP_SE_IE)
{
log_err (dev, "Invalid CPT IE engine group configuration");
return -1;
}
if (roc_cpt->eng_grp[CPT_ENG_TYPE_SE] != ROC_CPT_DFLT_ENG_GRP_SE)
{
log_err (dev, "Invalid CPT SE engine group configuration");
return -1;
}
if ((rrv = roc_cpt_dev_configure (roc_cpt, nb_lf, false, 0)) < 0)
{
log_err (dev, "could not configure crypto device %U",
format_vlib_pci_addr, roc_cpt->pci_dev->addr);
return cnx_return_roc_err (dev, rrv, "roc_cpt_dev_configure");
}
return 0;
}
static vnet_dev_rv_t
oct_conf_cpt_queue (vlib_main_t *vm, vnet_dev_t *dev, oct_crypto_dev_t *ocd)
{
struct roc_cpt *roc_cpt = ocd->roc_cpt;
struct roc_cpt_lmtline *cpt_lmtline;
struct roc_cpt_lf *cpt_lf;
int rrv;
cpt_lf = &ocd->lf;
cpt_lmtline = &ocd->lmtline;
cpt_lf->nb_desc = OCT_CPT_LF_MAX_NB_DESC;
cpt_lf->lf_id = 0;
if ((rrv = roc_cpt_lf_init (roc_cpt, cpt_lf)) < 0)
return cnx_return_roc_err (dev, rrv, "roc_cpt_lf_init");
roc_cpt_iq_enable (cpt_lf);
if ((rrv = roc_cpt_lmtline_init (roc_cpt, cpt_lmtline, 0) < 0))
return cnx_return_roc_err (dev, rrv, "roc_cpt_lmtline_init");
return 0;
}
static vnet_dev_rv_t
oct_init_cpt (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_crypto_main_t *ocm = &oct_crypto_main;
extern oct_plt_init_param_t oct_plt_init_param;
oct_device_t *cd = vnet_dev_get_data (dev);
oct_crypto_dev_t *ocd = NULL;
int rrv;
if (ocm->n_cpt == OCT_MAX_N_CPT_DEV || ocm->started)
return VNET_DEV_ERR_NOT_SUPPORTED;
ocd = oct_plt_init_param.oct_plt_zmalloc (sizeof (oct_crypto_dev_t),
CLIB_CACHE_LINE_BYTES);
ocd->roc_cpt = oct_plt_init_param.oct_plt_zmalloc (sizeof (struct roc_cpt),
CLIB_CACHE_LINE_BYTES);
ocd->roc_cpt->pci_dev = &cd->plt_pci_dev;
ocd->dev = dev;
if ((rrv = roc_cpt_dev_init (ocd->roc_cpt)))
return cnx_return_roc_err (dev, rrv, "roc_cpt_dev_init");
if ((rrv = oct_conf_cpt (vm, dev, ocd, 1)))
return rrv;
if ((rrv = oct_conf_cpt_queue (vm, dev, ocd)))
return rrv;
if (!ocm->n_cpt)
{
/*
* Initialize s/w queues, which are common across multiple
* crypto devices
*/
oct_conf_sw_queue (vm, dev);
ocm->crypto_dev[0] = ocd;
}
ocm->crypto_dev[1] = ocd;
oct_init_crypto_engine_handlers (vm, dev);
ocm->n_cpt++;
return VNET_DEV_OK;
}
static vnet_dev_rv_t
oct_init (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_device_t *cd = vnet_dev_get_data (dev);
vlib_pci_config_hdr_t pci_hdr;
vnet_dev_rv_t rv;
rv = vnet_dev_pci_read_config_header (vm, dev, &pci_hdr);
if (rv != VNET_DEV_OK)
return rv;
if (pci_hdr.vendor_id != 0x177d)
return VNET_DEV_ERR_UNSUPPORTED_DEVICE;
FOREACH_ARRAY_ELT (dt, oct_dev_types)
{
if (dt->device_id == pci_hdr.device_id)
cd->type = dt->type;
}
if (cd->type == OCT_DEVICE_TYPE_UNKNOWN)
return rv;
rv = VNET_DEV_ERR_UNSUPPORTED_DEVICE;
cd->plt_pci_dev = (struct plt_pci_device){
.id.vendor_id = pci_hdr.vendor_id,
.id.device_id = pci_hdr.device_id,
.id.class_id = pci_hdr.class << 16 | pci_hdr.subclass,
.pci_handle = vnet_dev_get_pci_handle (dev),
};
foreach_int (i, 2, 4)
{
rv = vnet_dev_pci_map_region (vm, dev, i,
&cd->plt_pci_dev.mem_resource[i].addr);
if (rv != VNET_DEV_OK)
return rv;
}
strncpy ((char *) cd->plt_pci_dev.name, dev->device_id,
sizeof (cd->plt_pci_dev.name) - 1);
switch (cd->type)
{
case OCT_DEVICE_TYPE_RVU_PF:
case OCT_DEVICE_TYPE_RVU_VF:
case OCT_DEVICE_TYPE_LBK_VF:
case OCT_DEVICE_TYPE_SDP_VF:
return oct_init_nix (vm, dev);
case OCT_DEVICE_TYPE_O10K_CPT_VF:
case OCT_DEVICE_TYPE_O9K_CPT_VF:
return oct_init_cpt (vm, dev);
default:
return VNET_DEV_ERR_UNSUPPORTED_DEVICE;
}
return 0;
}
static void
oct_deinit (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_device_t *cd = vnet_dev_get_data (dev);
if (cd->nix_initialized)
roc_nix_dev_fini (cd->nix);
}
static void
oct_free (vlib_main_t *vm, vnet_dev_t *dev)
{
oct_device_t *cd = vnet_dev_get_data (dev);
if (cd->nix_initialized)
roc_nix_dev_fini (cd->nix);
}
VNET_DEV_REGISTER_DRIVER (octeon) = {
.name = "octeon",
.bus = "pci",
.device_data_sz = sizeof (oct_device_t),
.ops = {
.alloc = oct_alloc,
.init = oct_init,
.deinit = oct_deinit,
.free = oct_free,
.probe = oct_probe,
},
};
static clib_error_t *
oct_plugin_init (vlib_main_t *vm)
{
int rv;
extern oct_plt_init_param_t oct_plt_init_param;
rv = oct_plt_init (&oct_plt_init_param);
if (rv)
return clib_error_return (0, "oct_plt_init failed");
rv = roc_model_init (&oct_model);
if (rv)
return clib_error_return (0, "roc_model_init failed");
return 0;
}
VLIB_INIT_FUNCTION (oct_plugin_init);
VLIB_PLUGIN_REGISTER () = {
.version = VPP_BUILD_VER,
.description = "dev_octeon",
};
|