1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
|
/*
* Copyright (c) 2016 Cisco and/or its affiliates.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef included_clib_cpu_h
#define included_clib_cpu_h
#include <sys/syscall.h>
#include <vppinfra/format.h>
#if defined(__x86_64__)
#define foreach_march_variant \
_ (hsw, "Intel Haswell") \
_ (trm, "Intel Tremont") \
_ (skx, "Intel Skylake (server) / Cascade Lake") \
_ (icl, "Intel Ice Lake")
#elif defined(__aarch64__)
#define foreach_march_variant \
_ (octeontx2, "Marvell Octeon TX2") \
_ (thunderx2t99, "Marvell ThunderX2 T99") \
_ (qdf24xx, "Qualcomm CentriqTM 2400") \
_ (cortexa72, "ARM Cortex-A72") \
_ (neoversen1, "ARM Neoverse N1")
#else
#define foreach_march_variant
#endif
typedef enum
{
CLIB_MARCH_VARIANT_TYPE = 0,
#define _(s, n) CLIB_MARCH_VARIANT_TYPE_##s,
foreach_march_variant
#undef _
CLIB_MARCH_TYPE_N_VARIANTS
} clib_march_variant_type_t;
#ifdef CLIB_MARCH_VARIANT
#define __CLIB_MULTIARCH_FN(a,b) a##_##b
#define _CLIB_MULTIARCH_FN(a,b) __CLIB_MULTIARCH_FN(a,b)
#define CLIB_MULTIARCH_FN(fn) _CLIB_MULTIARCH_FN(fn,CLIB_MARCH_VARIANT)
#else
#define CLIB_MULTIARCH_FN(fn) fn
#endif
#define CLIB_MARCH_SFX CLIB_MULTIARCH_FN
typedef struct _clib_march_fn_registration
{
void *function;
int priority;
struct _clib_march_fn_registration *next;
char *name;
} clib_march_fn_registration;
static_always_inline void *
clib_march_select_fn_ptr (clib_march_fn_registration * r)
{
void *rv = 0;
int last_prio = -1;
while (r)
{
if (last_prio < r->priority)
{
last_prio = r->priority;
rv = r->function;
}
r = r->next;
}
return rv;
}
#define CLIB_MARCH_FN_POINTER(fn) \
(__typeof__ (fn) *) clib_march_select_fn_ptr (fn##_march_fn_registrations);
#define CLIB_MARCH_FN_VOID_POINTER(fn) \
clib_march_select_fn_ptr (fn##_march_fn_registrations);
#define _CLIB_MARCH_FN_REGISTRATION(fn) \
static clib_march_fn_registration \
CLIB_MARCH_SFX(fn##_march_fn_registration) = \
{ \
.name = CLIB_MARCH_VARIANT_STR \
}; \
\
static void __clib_constructor \
fn##_march_register () \
{ \
clib_march_fn_registration *r; \
r = & CLIB_MARCH_SFX (fn##_march_fn_registration); \
r->priority = CLIB_MARCH_FN_PRIORITY(); \
r->next = fn##_march_fn_registrations; \
r->function = CLIB_MARCH_SFX (fn); \
fn##_march_fn_registrations = r; \
}
#ifdef CLIB_MARCH_VARIANT
#define CLIB_MARCH_FN_REGISTRATION(fn) \
extern clib_march_fn_registration *fn##_march_fn_registrations; \
_CLIB_MARCH_FN_REGISTRATION(fn)
#else
#define CLIB_MARCH_FN_REGISTRATION(fn) \
clib_march_fn_registration *fn##_march_fn_registrations = 0; \
_CLIB_MARCH_FN_REGISTRATION(fn)
#endif
#define foreach_x86_64_flags \
_ (sse3, 1, ecx, 0) \
_ (pclmulqdq, 1, ecx, 1) \
_ (ssse3, 1, ecx, 9) \
_ (sse41, 1, ecx, 19) \
_ (sse42, 1, ecx, 20) \
_ (avx, 1, ecx, 28) \
_ (rdrand, 1, ecx, 30) \
_ (avx2, 7, ebx, 5) \
_ (bmi2, 7, ebx, 8) \
_ (rtm, 7, ebx, 11) \
_ (pqm, 7, ebx, 12) \
_ (pqe, 7, ebx, 15) \
_ (avx512f, 7, ebx, 16) \
_ (rdseed, 7, ebx, 18) \
_ (x86_aes, 1, ecx, 25) \
_ (sha, 7, ebx, 29) \
_ (vaes, 7, ecx, 9) \
_ (vpclmulqdq, 7, ecx, 10) \
_ (avx512_vnni, 7, ecx, 11) \
_ (avx512_bitalg, 7, ecx, 12) \
_ (avx512_vpopcntdq, 7, ecx, 14) \
_ (movdiri, 7, ecx, 27) \
_ (movdir64b, 7, ecx, 28) \
_ (avx512_fp16, 7, edx, 23) \
_ (invariant_tsc, 0x80000007, edx, 8)
#define foreach_aarch64_flags \
_ (fp, 0) \
_ (asimd, 1) \
_ (evtstrm, 2) \
_ (aarch64_aes, 3) \
_ (pmull, 4) \
_ (sha1, 5) \
_ (sha2, 6) \
_ (crc32, 7) \
_ (atomics, 8) \
_ (fphp, 9) \
_ (asimdhp, 10) \
_ (cpuid, 11) \
_ (asimdrdm, 12) \
_ (jscvt, 13) \
_ (fcma, 14) \
_ (lrcpc, 15) \
_ (dcpop, 16) \
_ (sha3, 17) \
_ (sm3, 18) \
_ (sm4, 19) \
_ (asimddp, 20) \
_ (sha512, 21) \
_ (sve, 22)
u32 clib_get_current_cpu_id (void);
u32 clib_get_current_numa_node (void);
typedef int (*clib_cpu_supports_func_t) (void);
#if defined(__x86_64__)
#include "cpuid.h"
static inline int
clib_get_cpuid (const u32 lev, u32 * eax, u32 * ebx, u32 * ecx, u32 * edx)
{
if ((u32) __get_cpuid_max (0x80000000 & lev, 0) < lev)
return 0;
if (lev == 7)
__cpuid_count (lev, 0, *eax, *ebx, *ecx, *edx);
else
__cpuid (lev, *eax, *ebx, *ecx, *edx);
return 1;
}
#define _(flag, func, reg, bit) \
static inline int \
clib_cpu_supports_ ## flag() \
{ \
u32 __attribute__((unused)) eax, ebx = 0, ecx = 0, edx = 0; \
clib_get_cpuid (func, &eax, &ebx, &ecx, &edx); \
\
return ((reg & (1 << bit)) != 0); \
}
foreach_x86_64_flags
#undef _
#else /* __x86_64__ */
#define _(flag, func, reg, bit) \
static inline int clib_cpu_supports_ ## flag() { return 0; }
foreach_x86_64_flags
#undef _
#endif /* __x86_64__ */
#if defined(__aarch64__)
#include <sys/auxv.h>
#define _(flag, bit) \
static inline int \
clib_cpu_supports_ ## flag() \
{ \
unsigned long hwcap = getauxval(AT_HWCAP); \
return (hwcap & (1 << bit)); \
}
foreach_aarch64_flags
#undef _
#else /* ! __x86_64__ && !__aarch64__ */
#define _(flag, bit) \
static inline int clib_cpu_supports_ ## flag() { return 0; }
foreach_aarch64_flags
#undef _
#endif /* __x86_64__, __aarch64__ */
/*
* aes is the only feature with the same name in both flag lists
* handle this by prefixing it with the arch name, and handling it
* with the custom function below
*/
static inline int
clib_cpu_supports_aes ()
{
#if defined(__x86_64__)
return clib_cpu_supports_x86_aes ();
#elif defined (__aarch64__)
return clib_cpu_supports_aarch64_aes ();
#else
return 0;
#endif
}
static inline int
clib_cpu_march_priority_icl ()
{
if (clib_cpu_supports_avx512_bitalg ())
return 200;
return -1;
}
static inline int
clib_cpu_march_priority_skx ()
{
if (clib_cpu_supports_avx512f ())
return 100;
return -1;
}
static inline int
clib_cpu_march_priority_trm ()
{
if (clib_cpu_supports_movdiri ())
return 60;
return -1;
}
static inline int
clib_cpu_march_priority_hsw ()
{
if (clib_cpu_supports_avx2 ())
return 50;
return -1;
}
#define X86_CPU_ARCH_PERF_FUNC 0xA
static inline int
clib_get_pmu_counter_count (u8 *fixed, u8 *general)
{
#if defined(__x86_64__)
u32 __clib_unused eax = 0, ebx = 0, ecx = 0, edx = 0;
clib_get_cpuid (X86_CPU_ARCH_PERF_FUNC, &eax, &ebx, &ecx, &edx);
*general = (eax & 0xFF00) >> 8;
*fixed = (edx & 0xF);
return 1;
#else
return 0;
#endif
}
static inline u32
clib_cpu_implementer ()
{
char buf[128];
static u32 implementer = -1;
if (-1 != implementer)
return implementer;
FILE *fp = fopen ("/proc/cpuinfo", "r");
if (!fp)
return implementer;
while (!feof (fp))
{
if (!fgets (buf, sizeof (buf), fp))
break;
buf[127] = '\0';
if (strstr (buf, "CPU implementer"))
implementer = (u32) strtol (memchr (buf, ':', 128) + 2, NULL, 0);
if (-1 != implementer)
break;
}
fclose (fp);
return implementer;
}
static inline u32
clib_cpu_part ()
{
char buf[128];
static u32 part = -1;
if (-1 != part)
return part;
FILE *fp = fopen ("/proc/cpuinfo", "r");
if (!fp)
return part;
while (!feof (fp))
{
if (!fgets (buf, sizeof (buf), fp))
break;
buf[127] = '\0';
if (strstr (buf, "CPU part"))
part = (u32) strtol (memchr (buf, ':', 128) + 2, NULL, 0);
if (-1 != part)
break;
}
fclose (fp);
return part;
}
#define AARCH64_CPU_IMPLEMENTER_CAVIUM 0x43
#define AARCH64_CPU_PART_THUNDERX2 0x0af
#define AARCH64_CPU_PART_OCTEONTX2T96 0x0b2
#define AARCH64_CPU_PART_OCTEONTX2T98 0x0b1
#define AARCH64_CPU_IMPLEMENTER_QDF24XX 0x51
#define AARCH64_CPU_PART_QDF24XX 0xc00
#define AARCH64_CPU_IMPLEMENTER_CORTEXA72 0x41
#define AARCH64_CPU_PART_CORTEXA72 0xd08
#define AARCH64_CPU_IMPLEMENTER_NEOVERSEN1 0x41
#define AARCH64_CPU_PART_NEOVERSEN1 0xd0c
static inline int
clib_cpu_march_priority_octeontx2 ()
{
if ((AARCH64_CPU_IMPLEMENTER_CAVIUM == clib_cpu_implementer ()) &&
((AARCH64_CPU_PART_OCTEONTX2T96 == clib_cpu_part ())
|| AARCH64_CPU_PART_OCTEONTX2T98 == clib_cpu_part ()))
return 20;
return -1;
}
static inline int
clib_cpu_march_priority_thunderx2t99 ()
{
if ((AARCH64_CPU_IMPLEMENTER_CAVIUM == clib_cpu_implementer ()) &&
(AARCH64_CPU_PART_THUNDERX2 == clib_cpu_part ()))
return 20;
return -1;
}
static inline int
clib_cpu_march_priority_qdf24xx ()
{
if ((AARCH64_CPU_IMPLEMENTER_QDF24XX == clib_cpu_implementer ()) &&
(AARCH64_CPU_PART_QDF24XX == clib_cpu_part ()))
return 20;
return -1;
}
static inline int
clib_cpu_march_priority_cortexa72 ()
{
if ((AARCH64_CPU_IMPLEMENTER_CORTEXA72 == clib_cpu_implementer ()) &&
(AARCH64_CPU_PART_CORTEXA72 == clib_cpu_part ()))
return 10;
return -1;
}
static inline int
clib_cpu_march_priority_neoversen1 ()
{
if ((AARCH64_CPU_IMPLEMENTER_NEOVERSEN1 == clib_cpu_implementer ()) &&
(AARCH64_CPU_PART_NEOVERSEN1 == clib_cpu_part ()))
return 10;
return -1;
}
#ifdef CLIB_MARCH_VARIANT
#define CLIB_MARCH_FN_PRIORITY() CLIB_MARCH_SFX(clib_cpu_march_priority)()
#else
#define CLIB_MARCH_FN_PRIORITY() 0
#endif
#endif /* included_clib_cpu_h */
#define CLIB_MARCH_FN_CONSTRUCTOR(fn) \
static void __clib_constructor \
CLIB_MARCH_SFX(fn ## _march_constructor) (void) \
{ \
if (CLIB_MARCH_FN_PRIORITY() > fn ## _selected_priority) \
{ \
fn ## _selected = & CLIB_MARCH_SFX (fn ## _ma); \
fn ## _selected_priority = CLIB_MARCH_FN_PRIORITY(); \
} \
} \
#ifndef CLIB_MARCH_VARIANT
#define CLIB_MARCH_FN(fn, rtype, _args...) \
static rtype CLIB_MARCH_SFX (fn##_ma) (_args); \
rtype (*fn##_selected) (_args) = &CLIB_MARCH_SFX (fn##_ma); \
int fn##_selected_priority = 0; \
static inline rtype CLIB_MARCH_SFX (fn##_ma) (_args)
#else
#define CLIB_MARCH_FN(fn, rtype, _args...) \
static rtype CLIB_MARCH_SFX (fn##_ma) (_args); \
extern rtype (*fn##_selected) (_args); \
extern int fn##_selected_priority; \
CLIB_MARCH_FN_CONSTRUCTOR (fn) \
static rtype CLIB_MARCH_SFX (fn##_ma) (_args)
#endif
#define CLIB_MARCH_FN_SELECT(fn) (* fn ## _selected)
format_function_t format_cpu_uarch;
format_function_t format_cpu_model_name;
format_function_t format_cpu_flags;
format_function_t format_march_variant;
/*
* fd.io coding-style-patch-verification: ON
*
* Local Variables:
* eval: (c-set-style "gnu")
* End:
*/
|
