1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
|
/*
* Copyright (c) 2016 Cisco and/or its affiliates.
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at:
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
/*
Copyright (c) 2001, 2002, 2003 Eliot Dresselhaus
Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:
The above copyright notice and this permission notice shall be
included in all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef included_clib_string_h
#define included_clib_string_h
#include <vppinfra/clib.h> /* for CLIB_LINUX_KERNEL */
#include <vppinfra/vector.h>
#ifdef CLIB_LINUX_KERNEL
#include <linux/string.h>
#endif
#ifdef CLIB_UNIX
#include <string.h>
#endif
#ifdef CLIB_STANDALONE
#include <vppinfra/standalone_string.h>
#endif
#if _x86_64_
#include <x86intrin.h>
#endif
/* Exchanges source and destination. */
void clib_memswap (void *_a, void *_b, uword bytes);
/*
* the vector unit memcpy variants confuse coverity
* so don't let it anywhere near them.
*/
#ifndef __COVERITY__
#if __AVX__
#include <vppinfra/memcpy_avx.h>
#elif __SSSE3__
#include <vppinfra/memcpy_sse3.h>
#else
#define clib_memcpy(a,b,c) memcpy(a,b,c)
#endif
#else /* __COVERITY__ */
#define clib_memcpy(a,b,c) memcpy(a,b,c)
#endif
/*
* Copy 64 bytes of data to 4 destinations
* this function is typically used in quad-loop case when whole cacheline
* needs to be copied to 4 different places. First it reads whole cacheline
* to 1/2/4 SIMD registers and then it writes data to 4 destinations.
*/
static_always_inline void
clib_memcpy64_x4 (void *d0, void *d1, void *d2, void *d3, void *s)
{
#if defined (__AVX512F__)
__m512i r0 = _mm512_loadu_si512 (s);
_mm512_storeu_si512 (d0, r0);
_mm512_storeu_si512 (d1, r0);
_mm512_storeu_si512 (d2, r0);
_mm512_storeu_si512 (d3, r0);
#elif defined (__AVX2__)
__m256i r0 = _mm256_loadu_si256 ((__m256i *) (s + 0 * 32));
__m256i r1 = _mm256_loadu_si256 ((__m256i *) (s + 1 * 32));
_mm256_storeu_si256 ((__m256i *) (d0 + 0 * 32), r0);
_mm256_storeu_si256 ((__m256i *) (d0 + 1 * 32), r1);
_mm256_storeu_si256 ((__m256i *) (d1 + 0 * 32), r0);
_mm256_storeu_si256 ((__m256i *) (d1 + 1 * 32), r1);
_mm256_storeu_si256 ((__m256i *) (d2 + 0 * 32), r0);
_mm256_storeu_si256 ((__m256i *) (d2 + 1 * 32), r1);
_mm256_storeu_si256 ((__m256i *) (d3 + 0 * 32), r0);
_mm256_storeu_si256 ((__m256i *) (d3 + 1 * 32), r1);
#elif defined (__SSSE3__)
__m128i r0 = _mm_loadu_si128 ((__m128i *) (s + 0 * 16));
__m128i r1 = _mm_loadu_si128 ((__m128i *) (s + 1 * 16));
__m128i r2 = _mm_loadu_si128 ((__m128i *) (s + 2 * 16));
__m128i r3 = _mm_loadu_si128 ((__m128i *) (s + 3 * 16));
_mm_storeu_si128 ((__m128i *) (d0 + 0 * 16), r0);
_mm_storeu_si128 ((__m128i *) (d0 + 1 * 16), r1);
_mm_storeu_si128 ((__m128i *) (d0 + 2 * 16), r2);
_mm_storeu_si128 ((__m128i *) (d0 + 3 * 16), r3);
_mm_storeu_si128 ((__m128i *) (d1 + 0 * 16), r0);
_mm_storeu_si128 ((__m128i *) (d1 + 1 * 16), r1);
_mm_storeu_si128 ((__m128i *) (d1 + 2 * 16), r2);
_mm_storeu_si128 ((__m128i *) (d1 + 3 * 16), r3);
_mm_storeu_si128 ((__m128i *) (d2 + 0 * 16), r0);
_mm_storeu_si128 ((__m128i *) (d2 + 1 * 16), r1);
_mm_storeu_si128 ((__m128i *) (d2 + 2 * 16), r2);
_mm_storeu_si128 ((__m128i *) (d2 + 3 * 16), r3);
_mm_storeu_si128 ((__m128i *) (d3 + 0 * 16), r0);
_mm_storeu_si128 ((__m128i *) (d3 + 1 * 16), r1);
_mm_storeu_si128 ((__m128i *) (d3 + 2 * 16), r2);
_mm_storeu_si128 ((__m128i *) (d3 + 3 * 16), r3);
#else
clib_memcpy (d0, s, 64);
clib_memcpy (d1, s, 64);
clib_memcpy (d2, s, 64);
clib_memcpy (d3, s, 64);
#endif
}
#endif /* included_clib_string_h */
/*
* fd.io coding-style-patch-verification: ON
*
* Local Variables:
* eval: (c-set-style "gnu")
* End:
*/
|
